- 您現在的位置：買賣IC網 > PDF目錄363893 > W6691 (WINBOND ELECTRONICS CORP) ISDN S/T Interface Transceiver PDF資料下載
參數資料
| 型號： | W6691 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | ISDN S/T Interface Transceiver |
| 中文描述： | 綜合業務數字網的S / T接口收發器 |
| 文件頁數： | 91/106頁 |
| 文件大小： | 428K |
| 代理商： | W6691 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁當前第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
Preliminary W6691
Publication Release Date: Sep 2001
91 Revision 1.1
RMR Receive Message Ready
At least a threshold lenth of data has been stored in the B1_RFIFO.
RME Receive Message End
Used in transparent mode only. The last block of a frame has been received. The frame length can be found in
B1_RBCH + B1_RBCL registers. The number of data available in the B1_RFIFO equals frame lenth modulus
threshold. The result of CRC check is indicated by B1_STAR:CRCE bit.
When the number of last block of a frame equals the threshold, only RME interrupt is generated.
RDOV Receive Data Overflow
Data overflow occurs in the receive FIFO. The incoming data will overwrite the data in the receive FIFO.
XFR Transmit FIFO Ready
This interrupt indicates that up to a threshold length of data can be written into the B1_XFIFO.
XDUN Transmit Data Underrun
This interrupt occurs when the B1_XFIFO has run out of data. In this case, the W6691 will automatically reset
the transmitter and send the inter frame time fill pattern on B channel. The software must wait until transmit
FIFO ready condition (via XFR interrupt), re-write data, and issue XMS command to re-transmit the data.
8.11.6 B1_ch Extended Interrupt Mask Register B1_EXIM Read/Write Address 57H
Value after reset: FFH
7
1
6
5
4
3
1
2
1
1
0
RMR
RME
RDOV
XFR
XDUN
Setting the bit to "1" masks the corresponding interrupt source in B1_EXIR register. Masked interrupt status
bits are read as zero when B1_EXIR register is read. They are internally stored and pending until the mask bits
are zero.
All the interrupts in B1_EXIR will be masked if the IMASK : B1_EXI bit is set to "1".
8.11.7 B1_ch Status Register B1_STAR Read Address 58H
Value after reset: 20H
7
0
6
5
4
3
0
2
1
0
0
RDOV
CRCE
RMB
XDOW
XBZ
相關PDF資料 |
PDF描述 |
|---|---|
| W6691CD | ISDN S/T Interface Transceiver |
| W6691CP | ISDN S/T Interface Transceiver |
| W6692 | PCI Bus ISDN S/T Interface Controller(PCI總線的ISDN S/T接口控制器) |
| W6693A | USB Bus ISDN S/T Interface Controller(USB總線的ISDN S/T接口控制器) |
| W6694 | PCI Bus ISDN S/T Interface Controller(PCI總線的ISDN S/T接口控制器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W66910 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| W66910CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:TE Mode ISDN S/T-Controller with Microprocessor Interface |
| W6691CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ISDN S/T Interface Transceiver |
| W6691CP | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ISDN S/T Interface Transceiver |
| W6692 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:PCI Bus ISDN S/T-Controller |
發布緊急采購，3分鐘左右您將得到回復。