- 您現在的位置：買賣IC網 > PDF目錄363893 > W6691 (WINBOND ELECTRONICS CORP) ISDN S/T Interface Transceiver PDF資料下載
參數資料
| 型號： | W6691 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | ISDN S/T Interface Transceiver |
| 中文描述： | 綜合業務數字網的S / T接口收發器 |
| 文件頁數： | 25/106頁 |
| 文件大?。?/td> | 428K |
| 代理商： | W6691 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
Preliminary W6691
Publication Release Date: Sep 2001
25 Revision 1.1
7.2.2 Receiver Clock Recovery And Timing Generation
1) TE mode
A Digital Phase Locked Loop (DPLL) circuit is used to derive the receiving clock from the received data
stream in TE mode application. This DPLL uses a 7.68 MHz clock as reference. According to I.430, the
transmit clock is normally delayed by 2 bit time from the receive clock. The "total phase deviation from input to
output" is -7% to +15% of a bit period. In some cases, delay compensation may be needed to meet this
requirement (see OPS1-0 bits in D_CTL register).
2) LT-T mode
In LT-T mode application, A Digital Phase Locked Loop (DPLL) circuit is also used to derive the receiving
clock(192KHz) from the received data stream.W6691 generates a CP (Clock Pulse ) derived from the
192KHz receiving clock with DPLL. CP clock rate is 512KHz or 1536KHz. If CP clock is used to synchronize
NT2 clock, W6691 provide a slip buffer to avoid slipping between DCL and CP.
3) LT-S mode
In LT-S modes, A Digital Phase Locked Loop (DPLL) circuit is used to derive the receiving clock from the
received data stream. This DPLL uses a 7.68 MHz clock as reference.
TABLE 7.1 OUTPUT PHASE DELAY COMPENSATION TABLE
OPS1
OPS0
Effect
0
0
No phase delay compensation
0
1
Phase delay compensation 260 ns
1
0
Phase delay compensation 520 ns
1
1
Phase delay compensation 1040 ns
W6691 does not need RC filter on receiver side, therefore zero delay compensation is selected normally.
This is also the default setting.
The PCM output clocks (PFCK1-2, PBCK) are locked to the S-interface timing with jitter. See the electrical
specification.
相關PDF資料 |
PDF描述 |
|---|---|
| W6691CD | ISDN S/T Interface Transceiver |
| W6691CP | ISDN S/T Interface Transceiver |
| W6692 | PCI Bus ISDN S/T Interface Controller(PCI總線的ISDN S/T接口控制器) |
| W6693A | USB Bus ISDN S/T Interface Controller(USB總線的ISDN S/T接口控制器) |
| W6694 | PCI Bus ISDN S/T Interface Controller(PCI總線的ISDN S/T接口控制器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W66910 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| W66910CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:TE Mode ISDN S/T-Controller with Microprocessor Interface |
| W6691CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ISDN S/T Interface Transceiver |
| W6691CP | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ISDN S/T Interface Transceiver |
| W6692 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:PCI Bus ISDN S/T-Controller |
發布緊急采購，3分鐘左右您將得到回復。