国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數(shù)資料
型號: W6691
廠商: WINBOND ELECTRONICS CORP
英文描述: ISDN S/T Interface Transceiver
中文描述: 綜合業(yè)務數(shù)字網(wǎng)的S / T接口收發(fā)器
文件頁數(shù): 88/106頁
文件大小: 428K
代理商: W6691
Preliminary W6691
Publication Release Date: Sep 2001
88 Revision 1.1
When the number of empty locations is equal to or greater than the threshold value, a XFR interrupt is
generated. After a XFR interrupt, up to 64 or 96 bytes of data can be written into this FIFO for transmission.
8.11.3 B1_ch command register
B1_CMDR
Read/Write
Address 53H
Value after reset: 00H
7
6
5
0
4
0
3
0
2
1
0
RACK
RRST
XMS
XME
XRST
RACK Receive Message Acknowledge
After a RMR or RME interrupt, the microprocessor reads out the data in B1_RFIFO, it then sets this bit to
explicitly acknowledge the interrupt.
This bit is write only. It's auto-clear. Writing “0” to this bit has no effect. If RACK bit is set to “1” for operating
“Receiver Acknowledge”, It is not necessary to reset RACK bit to “0” by host processor. That is to say, once
RACK is set to “1”, RACK bit is reset to “0” by W6691 automatically.
RRST Receiver Reset
Setting this bit resets the B1_ch HDLC receiver.
This bit is write-only. It's auto-clear. Writing “0” to this bit has no effect. If RRST bit is set to “1” for operating
“Receiver Reset”, It is not necessary to reset RRST bit to “0” by host processor. That is to say, once RRST is
set to “1”, RRST bit is reset to “0” by W6691 automatically.
XMS Transmit Message Start/Continue
In transparent mode, setting this bit initiates the transparent transmission of B1_XFIFO data. The opening flag
is automatically added to the message by the B1_ch HDLC controller. Zero bit insertion is performed on the
data. This bit is also used in subsequent transmission of the frame.
In extended transparent mode, settint this bit activates the transmission of B1_XFIFO data. No flag, CRC or
zero bit insertion is added on the data.
This bit is write-only. It's auto-clear. Writing “0” to this bit has no effect. If XMS bit is set to “1” for operating
“Transmit Message Start/Continue”, It is not necessary to reset XMS bit to “0” by host processor. That is to
say, once XMS is set to “1”, XMS bit is reset to “0” by W6691 automatically.
XME Transmit Message End
In transparent mode, setting this bit indicates the end of the whole frame transmission. The B1_ch HDLC
controller transmits the data in FIFO and automatically appends the CRC and the closing flag sequence in
transparent mode.
相關PDF資料
PDF描述
W6691CD ISDN S/T Interface Transceiver
W6691CP ISDN S/T Interface Transceiver
W6692 PCI Bus ISDN S/T Interface Controller(PCI總線的ISDN S/T接口控制器)
W6693A USB Bus ISDN S/T Interface Controller(USB總線的ISDN S/T接口控制器)
W6694 PCI Bus ISDN S/T Interface Controller(PCI總線的ISDN S/T接口控制器)
相關代理商/技術參數(shù)
參數(shù)描述
W66910 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
W66910CD 制造商:WINBOND 制造商全稱:Winbond 功能描述:TE Mode ISDN S/T-Controller with Microprocessor Interface
W6691CD 制造商:WINBOND 制造商全稱:Winbond 功能描述:ISDN S/T Interface Transceiver
W6691CP 制造商:WINBOND 制造商全稱:Winbond 功能描述:ISDN S/T Interface Transceiver
W6692 制造商:WINBOND 制造商全稱:Winbond 功能描述:PCI Bus ISDN S/T-Controller