国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數(shù)資料
型號(hào): W6691
廠商: WINBOND ELECTRONICS CORP
英文描述: ISDN S/T Interface Transceiver
中文描述: 綜合業(yè)務(wù)數(shù)字網(wǎng)的S / T接口收發(fā)器
文件頁(yè)數(shù): 26/106頁(yè)
文件大小: 428K
代理商: W6691
Preliminary W6691
Publication Release Date: Sep 2001
26 Revision 1.1
7.2.3 Layer 1 Activation/Deactivation
The layer 1 activation/deactivation procedures are implemented by a finite state machine according to
TE/LT-T/LT-S mode. The state transitions are triggered by signals received at S interface or commands issued
from microprocessor. The state outputs signals to S interface and indication to microprocessor. The CIX
register is used by microprocessor to issue command, and the CIR register is used by microprocessor to
receive indication.
Some commands are used for special purposes. They are "layer 1 reset", "analog loopback", "send
continuous zeros" and "send single zero".
7.2.3.1 States Descriptions And Command/Indication Codes in TE/LT-T
F3 Deactivated without clock
This is the "deactivated" state of ITU-T I.430. The receive line awake unit is active except during a hardware
reset pulse. After reset, once the indication "1111" has been read out, internal clocks will turn off and stay at
this state if INFO 0 is received on the S line. The turn off time is approximate 93 ms. The ECK command must
be issued to activate the clocks.
F3 Deactivated with clock
This state is identical to "F3 Deactivated without clock" except the internal clocks are enabled. The state is
entered by the ECK command. The clocks are enabled approximately 0.5 ms to 4 ms after the ECK
command, depending on the crystal capacitances. (It is about 0.5 ms for 12pF to 33pF capacitance).
F3 Awaiting Deactivation
The W6691 enters this state after receiving INFO 0 (in states F5 to F8) for 16ms (64 frames). This time
constant prevents spurious effect on S interface. Any non-INFO 0 signal on the S interface causes transition to
"F5 Identifying Input" state. If this transition does not occur in a specific time (500 - 1000 ms), the
microprocessor may issue DRC or ECK command to deactivate layer 1.
F4 Awaiting Signal
This state is reached when an activate request command has been received. In this state, the layer 1
transmits INFO1 and INFO 0 is received from the S interface. The software starts timer T3 of I.430 when
issuing activate request command. The software deactivates layer 1 if no signal other than INFO 0 has been
received on S interface before expiration of T3.
相關(guān)PDF資料
PDF描述
W6691CD ISDN S/T Interface Transceiver
W6691CP ISDN S/T Interface Transceiver
W6692 PCI Bus ISDN S/T Interface Controller(PCI總線的ISDN S/T接口控制器)
W6693A USB Bus ISDN S/T Interface Controller(USB總線的ISDN S/T接口控制器)
W6694 PCI Bus ISDN S/T Interface Controller(PCI總線的ISDN S/T接口控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W66910 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
W66910CD 制造商:WINBOND 制造商全稱:Winbond 功能描述:TE Mode ISDN S/T-Controller with Microprocessor Interface
W6691CD 制造商:WINBOND 制造商全稱:Winbond 功能描述:ISDN S/T Interface Transceiver
W6691CP 制造商:WINBOND 制造商全稱:Winbond 功能描述:ISDN S/T Interface Transceiver
W6692 制造商:WINBOND 制造商全稱:Winbond 功能描述:PCI Bus ISDN S/T-Controller