- 您現在的位置：買賣IC網 > PDF目錄363893 > W6690 (WINBOND ELECTRONICS CORP) ISDN S/T Interface Controller(ISDN S/T接口控制器) PDF資料下載
參數資料
| 型號： | W6690 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | ISDN S/T Interface Controller(ISDN S/T接口控制器) |
| 中文描述： | 綜合業務數字網的S / T接口控制器（綜合業務數字網S / T的接口控制器） |
| 文件頁數： | 36/76頁 |
| 文件大小： | 471K |
| 代理商： | W6690 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
Preliminary W6690
- 36 -
An ISC interrupt may originate from
a change in the received indication code (ICC bit in CIR register) or
a change in the received S code (SCC bit in CIR register).
The ICC interrupt can not be disabled while the SCC interrupt can be disbled by clearing the SCIE bit
in SQX register.
Bits SCC and ICC are cleared by a read of SQR and CIR.
D_EXIM register masks the corresponding bits in D_EXIR register. If the D_EXIM: ISC bit is set to
one, it masks the ICC and SCC interrupts.
The ICC or SCC bit is set whenever a new code is loaded in CIR or SQR. But if the previous register
content has not been read out in case of a code change, the new code will not be loaded. The code
registers are buffered with a FIFO size of two. Thus if several consecutive code changes are
detected, only the first and the last code is obtained at the first and second register read, respectively.
For Intel and Motorola modes, the interrupt request pin is level triggered with LOW active. It stays
active until all the bits in ISTA register are cleared. If a new status bit is set while interrupt line is
asserted, the interrupt request line makes no change. This may cause problems if W6690 is
connected to edge triggered interrupt controllers (because the new status bit does not cause edge
transition).
To solve this problem, the software can write FFH into the IMASK register and then write back the old
value. As soon as all the mask bits are set, ISTA register will temporarily be cleared to zero and the
interrupt request line goes inactive. When the old value is written in the mask register, interrupt
request line will make an edge transition if there was a queued status bit.
相關PDF資料 |
PDF描述 |
|---|---|
| W66910CD | TE Mode ISDN S/T-Controller with Microprocessor Interface |
| W6691 | ISDN S/T Interface Transceiver |
| W6691CD | ISDN S/T Interface Transceiver |
| W6691CP | ISDN S/T Interface Transceiver |
| W6692 | PCI Bus ISDN S/T Interface Controller(PCI總線的ISDN S/T接口控制器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W6690ASX-1 | 制造商:Magnecraft 功能描述:Relay SSR 280V AC-IN 90A 660V AC-OUT 4-Pin |
| W6690DSX-1 | 制造商:Magnecraft 功能描述:Relay SSR 16mA 32V DC-IN 90A 660V AC-OUT 4-Pin |
| W6691 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:ISDN S/T Interface Transceiver |
| W66910 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| W66910CD | 制造商:WINBOND 制造商全稱:Winbond 功能描述:TE Mode ISDN S/T-Controller with Microprocessor Interface |
發布緊急采購，3分鐘左右您將得到回復。