- 您現在的位置：買賣IC網 > PDF目錄363894 > W741C20X (WINBOND ELECTRONICS CORP) 4-BIT MICROCONTROLLER PDF資料下載
參數資料
| 型號： | W741C20X |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | 4-BIT MICROCONTROLLER |
| 中文描述： | 4位微控制器 |
| 文件頁數： | 20/84頁 |
| 文件大小： | 486K |
| 代理商： | W741C20X |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
Preliminary W741C20X
- 20 -
(1)When the SIP R instruction is executed, the data will be loaded from the serial input buffer to
the ACC and RAM first, and bit 1 of port status register 2 will automatically be set to "1" (BUSY
I
= 1). Then the CLKI pin will send out 8 clocks and the data from the DIN pin will be loaded to
SIB at the rising edge of the CLKI pin. After the 8 clocks have been sent, BUSY
I
will be reset to
"0" and EVF.5 will be set to "1." At this time, if IEF.5 has been set (IEF.5 = 1), an interrupt is
executed; if HEF.5 has been set (HEF.5 = 1), the hold state is terminated. Users can check the
status of PSR2.1 (BUSY
I
) to know whether the serial input process is completed or not. If a
serial input process is not completed, and the SIP R instruction is executed again, the data will
be lost. The timing is shown in Figure 11.
T1
T2
T3
T4
CLKI
(RE3)
Data latch
BUSYI
(PSR2.1)
EVF5
Ins.
DIN
(RE2)
SIP R
1
2
3
4
5
6
7
8
Notes : 1. These clocks at the CLKI pin are internal clock and its frequency is Fosc/2.
2. When the internal signal of the data latch equals to "1,"
then the data in SIB will be loaded into RAM and ACC.
Figure 11. Timing of the Serial Input Function (SIP R)
(2)When the SOP R instruction is executed,
the data will be loaded to the serial output buffer
(SOB) and bit 3 of port status register 2 will be set to "1" (BUSY
O
= 1). Then the CLKO pin will
send out 8 clocks and the data in SOB will be sent out at the falling edge of the CLKO pin.
After the 8 clocks have been sent, BUSY
O
will be reset to "0" and EVF.6 will be set to "1." At
this time, if IEF.6 has been set (IEF.6 = 1), an interrupt is executed; if HEF.6 has been set
(HEF.6 = 1), the hold state is terminated. Users can check the status of PSR2.3 (BUSY
O
) to
know whether the serial output process is completed or not. If a serial output process is not
completed, and the SOP R instruction is executed again, the data will be lost. The timing is
shown in Figure 12.
相關PDF資料 |
PDF描述 |
|---|---|
| W741C240 | 4-BIT Microcontroller(多次可編程4位的微控制器) |
| W741C250 | 4-BIT Microcontroller(多次可編程4位的微控制器) |
| W741C260 | 4-BIT Microcontroller(多次可編程4位的微控制器) |
| W741E20X | 4-BIT FLASH MICROCONTROLLER |
| W741E260 | 4-BIT FLASH MICROCONTROLLER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W741C250 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Bit Microcontroller |
| W741C260 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-BIT MICROCONTROLLER |
| W741E200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Bit Microcontroller |
| W741E201 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-BIT FLASH MICROCONTROLLER |
| W741E202 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-BIT FLASH MICROCONTROLLER |
發布緊急采購，3分鐘左右您將得到回復。