- 您現在的位置：買賣IC網 > PDF目錄363888 > W48S87-72 (Cypress Semiconductor Corp.) Desktop/Notebook Frequency Generator(桌上型電腦/筆記本電腦系統頻率發生器) PDF資料下載
參數資料
| 型號： | W48S87-72 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Desktop/Notebook Frequency Generator(桌上型電腦/筆記本電腦系統頻率發生器) |
| 中文描述： | 臺式機/筆記本頻率發生器（桌上型電腦/筆記本電腦系統頻率發生器） |
| 文件頁數： | 5/19頁 |
| 文件大小： | 202K |
| 代理商： | W48S87-72 |
W48S87-72
PRELIMINARY
5
Serial Data Interface
The W48S87-72 features a two-pin, serial data interface that
can be used to configure internal register settings that control
particular device functions. Upon power-up, the W48S87-72
initializes with default register settings, therefore the use of this
serial data interface is optional. The serial interface is write-
only (to the clock chip) and is the dedicated function of device
pins SDATA and SCLOCK. In motherboard applications,
SDATA and SCLOCK are typically driven by two logic outputs
of the chipset. Clock device register changes are normally
made upon system initialization, if any are required. The inter-
face can also be used during system operation for power man-
agement functions.
Table 2
summarizes the control functions
of the serial data interface.
Operation
Data is written to the W48S87-72 in ten bytes of eight bits
each. Bytes are written in the order shown in
Table 3
.
Table 2. Serial Data Interface Control Functions Summary
Control Function
Description
Common Application
Clock Output Disable
Any individual clock output(s) can be disabled. Dis-
abled outputs are actively held LOW.
Unused outputs are disabled to reduce EMI
and system power. Examples are clock out-
puts to unused SDRAM DIMM socket or PCI
slot.
48-/24-MHz Clock Output
Frequency Selection
48-/24-MHz clock outputs can be set to 48 MHz or
24 MHz.
Provides flexibility in Super I/O and USB de-
vice selection.
CPU Clock Frequency
Selection
Provides CPU/PCI frequency selections beyond the
60- and 66.6-MHz selections that are provided by
the SEL60/66 input pin. Frequency is changed in a
smooth and controlled fashion.
For alternate CPU devices, and power man-
agement options. Smooth frequency transi-
tion allows CPU frequency change under nor-
mal system operation.
Output Three-state
Puts all clock outputs into a high-impedance state.
Production PCB testing.
Test Mode
All clock outputs toggle in relation with X1 input,
internal PLL is bypassed. Refer to
Table 4
.
Production PCB testing.
(Reserved)
Reserved function for future device revision or pro-
duction device testing.
No user application. Register bit must be writ-
ten as 0.
Table 3. Byte Writing Sequence
Byte Sequence
1
Byte Name
Slave Address
Bit Sequence
11010010
Byte Description
Commands the W48S87-72 to accept the bits in Data Bytes 0
–
7 for
internal register configuration. Since other devices may exist on the
same common serial data bus, it is necessary to have a specific slave
address for each potential receiver. The slave receiver address for the
W48S87-72 is 11010010. Register setting will not be made if the Slave
Address is not correct (or is for an alternate slave receiver).
2
Command
Code
Don
’
t Care
Unused by the W48S87-72, therefore bit values are ignored (don
’
t care).
This byte must be included in the data write sequence to maintain proper
byte allocation. The Command Code Byte is part of the standard serial
communication protocol and may be used when writing to another ad-
dressed slave receiver on the serial data bus.
3
Byte Count
Don
’
t Care
Unused by the W48S87-72, therefore bit values are ignored (don
’
t care).
This byte must be included in the data write sequence to maintain proper
byte allocation. The Byte Count Byte is part of the standard serial com-
munication protocol and may be used when writing to another ad-
dressed slave receiver on the serial data bus.
4
Data Byte 0
Refer to
Table 4
The data bits in Data Bytes 0
–
7 set internal W48S87-72 registers that
control device operation. The data bits are only accepted when the Ad-
dress Byte bit sequence is 11010010, as noted above. For description
of bit control functions, refer to
Table 4
, Data Byte Serial Configuration
Map.
5
Data Byte 1
6
Data Byte 2
7
Data Byte 3
8
Data Byte 4
9
Data Byte 5
10
Data Byte 6
11
Data Byte 7
相關PDF資料 |
PDF描述 |
|---|---|
| W49F002 | 256K X 8 CMOS FLASH MEMORY |
| W49F002U-12B | MB 32C 32#20 SKT RECP |
| W49F002U-70B | 256K X 8 CMOS FLASH MEMORY |
| W49F002U-90B | 256K X 8 CMOS FLASH MEMORY |
| W49F002UT12B | 256K X 8 CMOS FLASH MEMORY |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W48S87-72H | 制造商:Cypress Semiconductor 功能描述:Logic and Timing, Clock Generation, Desktop/Notebook Frequency Generator |
| W48S87-72XT | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| W49 | 制造商:CERAMATE 制造商全稱:CERAMATE 功能描述:3-Phase Motor Driver for CD-ROMs |
| W490 | 制造商:Pulse Electronics Corporation 功能描述:- Bulk |
| W49180 | 制造商:SEOUL 制造商全稱:Seoul Semiconductor 功能描述:Super high flux output and high luminance |
發布緊急采購，3分鐘左右您將得到回復。