- 您現在的位置：買賣IC網 > PDF目錄363910 > WB1330 (Cypress Semiconductor Corp.) Dual Serial Input PLL with 2.5-GHz and 600-MHz Prescalers(帶2.5-GHz和600-MHz預標定器的雙路串聯輸入PLL) PDF資料下載
參數資料
| 型號： | WB1330 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Dual Serial Input PLL with 2.5-GHz and 600-MHz Prescalers(帶2.5-GHz和600-MHz預標定器的雙路串聯輸入PLL) |
| 中文描述： | 雙串行輸入鎖相環2.5千兆赫和600兆赫分頻器（帶2.5 - GHz的和600 - MHz的預標定器的雙路串聯輸入鎖相環） |
| 文件頁數： | 3/10頁 |
| 文件大小： | 160K |
| 代理商： | WB1330 |
WB1330
3
Pin Definitions
Pin Name
V
CC
1
Pin
No.
1
Pin
Type
P
Pin Description
Power Supply Connection for PLL1 and PLL2:
When power is removed from both
the V
CC
1 and V
CC
2 pins, all latched data is lost.
PLL1 Charge Pump Rail Voltage:
This voltage accommodates VCO circuits with
tuning voltages higher than the V
CC
of PLL1.
PLL1 Charge Pump Output:
The phase detector gain is I
P
/2
π
. Sense polarity can be
reversed by setting the FC bit in software (via the Shift Register).
V
P
1
2
P
D
O
PLL1
3
O
GND
4
G
Analog and Digital Ground Connection:
This pin must be grounded.
Input to PLL1 Prescaler:
Maximum frequency 2.5 GHz.
F
IN
1
F
IN
1#
5
I
6
I
Complementary Input to PLL1 Prescaler:
A bypass capacitor should be placed as
close as possible to this pin and must be connected directly to the ground plane.
GND
7
G
Analog and Digital Ground Connection:
This pin must be grounded.
Oscillator Input:
This input has a V
CC
/2 threshold and CMOS logic level sensitivity.
Reference Ground Connection:
This pin must be grounded.
Lock Detect Pin of PLL1 Section:
This output is HIGH when the loop is locked. It is
multiplexed to the output of the programmable counters or reference dividers in the
test program mode. (Refer to
Table 3
for configuration.)
Data Clock Input:
One bit of data is loaded into the Shift Register on the rising edge
of this signal.
Serial Data Input
OSC_IN
8
I
GND
9
G
F
O
/LD
10
O
CLOCK
11
I
DATA
12
I
LE
13
I
Load Enable:
On the rising edge of this signal, the data stored in the Shift Register
is latched into the reference counter and configuration controls, PLL1 or PLL2 depend-
ing on the state of the control bits.
GND
14
G
Analog and Digital Ground Connection:
This pin must be grounded.
Complementary Input to PLL2 Prescaler:
A bypass capacitor should be placed as
close as possible to this pin and must be connected directly to the ground plane.
Input to PLL2 Prescaler:
Maximum frequency 600 MHz.
F
IN
2#
15
I
F
IN
2
GND
16
I
17
G
Analog and Digital Ground Connections:
This pin must be grounded.
PLL2 Charge Pump Output:
The phase detector gain is I
P
/2
π
. Sense polarity can be
reversed by setting the FC bit in software (via the Shift Register).
D
O
PLL2
18
O
V
P
2
19
P
PLL2 Charge Pump Rail Voltage:
This voltage accommodates VCO circuits with
tuning voltages higher than the V
CC
of PLL2.
Power Supply Connections for PLL1 and PLL2:
When power is removed from both
the V
CC
1 and V
CC
2 pins, all latched data is lost.
V
CC
2
20
P
相關PDF資料 |
PDF描述 |
|---|---|
| WB1356 | Dual Serial Input PLL with 2.0- and 1.1-GHz Prescalers(帶2.0-GHz1.1-GHz 預標定器的雙路串聯輸入PLL) |
| WC1602K | 16CH x 2 Lines 1/16Duty,1/5Bias LCD |
| WCFS0808V1E | 32K x 8 3.3V Static RAM |
| WCFS0808V1E-JC12 | 32K x 8 3.3V Static RAM |
| WCFS0808V1E-JC15 | 32K x 8 3.3V Static RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| WB1330X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Serial-Input Frequency Synthesizer |
| WB1331Y-ES | 制造商:MAJOR 功能描述: |
| WB1336TX-TR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Serial-Input Frequency Synthesizer |
| WB1356X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Serial-Input Frequency Synthesizer |
| WB13FJ | 制造商:Eaton Corporation 功能描述:SZ 1 ADV STAND-ALONE OL, 3P 120V 60HZ |
發布緊急采購，3分鐘左右您將得到回復。