
Preliminary W77E468
Publication Release Date: January 1999
- 45 - Revision A1
Next
Instruction
Machine Cycle
Fourth
Machine Cycle
Third
Machine Cycle
Second
Machine Cycle
First
Machine Cycle
Last Cycle
of Previous
Instruction
C4
A15-0
D7-0
WR
PSEN
ALE
CLK
C3
C2
D0-D7
D0-D7
D0-D7
D0-D7
A15-A0
A15-A0
A15-A0
A15-A0
C1
C4
C3
C2
C1
C4
C3
C2
C1
C4
C3
C2
C1
MOVX instruction cycle
Next Inst.
Read
Next Inst.
Address
MOVX Data out
MOVX Data
Address
MOVX Inst.
Address
MOVX Inst.
C4
C3
C2
C1
C4
C3
C2
C1
Figure 10. Data Memory Write with Stretch Value = 2
Wait State Control Signal
Either with the software using stretch value to change the required machine cycle of MOVX
instruction, the W77E468 provides another hardware signal
WAIT
to implement the wider duration of
external data access timing. This wait state control signal is the alternate function of P6.0. The wait
state control signal can be enabled by setting WS (ROMMAP.7) bit. When enabled, the setting of
stretch value decides the minimum length of MOVX instruction cycle and the device will sample the
WAIT
pin at each C3 state before the rising edge of read/write strobe signal during MOVX
instruction. Once this signal being recongnized, one more machine cycle (wait state cycle) will be
inserted into next cycle. The inserted wait state cycles are unlimited, so the MOVX instruction cycle
will end in which the wait state control signal is deactivated. Using wait state control signal allows a
dynamically access timimg to a selected external peripheral. The WS bit is accessed by the Timed
Access Protection procedure.