国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W77E468
廠商: WINBOND ELECTRONICS CORP
元件分類: 8位微控制器
英文描述: 8 BIT MICROCONTROLLER
中文描述: 8位微控制器
文件頁數: 25/84頁
文件大小: 531K
代理商: W77E468
Preliminary W77E468
Publication Release Date: January 1999
- 25 - Revision A1
STATUS REGISTER
Bit:
7
6
5
4
3
2
1
0
-
HIP
LIP
XTUP
SPTA1
SPRA1
SPTA0
SPRA0
Mnemonic: STATUS
Address: C5h
HIP: High Priority Interrupt Status. When set, it indicates that software is servicing a high priority
interrupt. This bit will be cleared when the program executes the corresponding RETI
instruction.
LIP: Low Priority Interrupt Status. When set, it indicates that software is servicing a low priority
interrupt. This bit will be cleared when the program executes the corresponding RETI
instruction.
XTUP:Crystal Oscillator Warm-up Status. when set, this bit indicates the crystal oscillator has
completed the 65536 clocks warm-up delay. Each time the crystal oscillator is restarted by exit
from power down mode or the XTOFF bit is set, hardware will clear this bit. This bit is set to 1
after a power-on reset. When this bit is cleared, it prevents software from setting the XT/RG bit
to enable CPU operation from crystal oscillator.
SPTA1:Serial Port 1 Transmit Activity. This bit is set during serial port 1 is currently transmitting data.
It is cleared when TI_1 bit is set by hardware. Changing the Clock Divide Control bits
CD0,CD1 will be ignored when this bit is set to 1 and SWB = 1.
SPRA1:Serial Port 1 Receive Activity. This bit is set during serial port 1 is currently receiving a data.
It is cleared when RI_1 bit is set by hardware. Changing the Clock Divide Control bits
CD0,CD1 will be ignored when this bit is set to 1 and SWB = 1.
SPTA0:Serial Port 0 Transmit Activity. This bit is set during serial port 0 is currently transmitting data.
It is cleared when TI bit is set by hardware. Changing the Clock Divide Control bits CD0,CD1
will be ignored when this bit is set to 1 and SWB = 1.
SPRA0:Serial Port 0 Receive Activity. This bit is set during serial port 0 is currently receiving a data.
It is cleared when RI bit is set by hardware. Changing the Clock Divide Control bits CD0,CD1
will be ignored when this bit is set to 1 and SWB = 1.
TIMED ACCESS
Bit:
7
6
5
4
3
2
1
0
TA.7
TA.6
TA.5
TA.4
TA.3
TA.2
TA.1
TA.0
Mnemonic: TA
Address: C7h
TA: The Timed Access register controls the access to protected bits. To access protected bits, the
user must first write AAH to the TA. This must be immediately followed by a write of 55H to TA.
Now a window is opened in the protected bits for three machine cycles, during which the user
can write to these bits.
相關PDF資料
PDF描述
W77E516 8-BIT MICROCONTROLLER
W77E516-25 8-BIT MICROCONTROLLER
W77E516-40 8-BIT MICROCONTROLLER
W77E516F-25 8-BIT MICROCONTROLLER
W77E516F-40 8-BIT MICROCONTROLLER
相關代理商/技術參數
參數描述
W77E468F-25 制造商:WINBOND 制造商全稱:Winbond 功能描述:8 BIT MICROCONTROLLER
W77E468F-40 制造商:WINBOND 制造商全稱:Winbond 功能描述:8 BIT MICROCONTROLLER
W77E516 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT MICROCONTROLLER
W77E516-25 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT MICROCONTROLLER
W77E516-40 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT MICROCONTROLLER