- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363893 > W65C816S (Electronic Theatre Controls, Inc.) Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | W65C816S |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁(yè)數(shù)： | 9/62頁(yè) |
| 文件大小： | 1129K |
| 代理商： | W65C816S |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)
The Western Design Center, Inc.
W65C816S Data Sheet
The Western Design Center
W65C816S
9
2.6 Data Bank Register (DBR)
During modes of operation, the 8-bit Data Bank Register (DBR) holds the bank address for memory transfers.
The 24-bit address is composed of the 16-bit instruction effective address and the 8-bit Data Bank address. The
register value is multiplexed with the data value and is present on the Data/Address lines during the first half of a
data transfer memory cycle for the W65C816S. The Data Bank Register is initialized to zero during Reset.
2.7 Direct (D)
The 16-bit Direct Register (D) provides an address offset for all instructions using direct addressing. The effective
Direct Address is formed by adding the 8-bit instruction Direct Address field to the Direct Register. The Direct
Register is initialized to zero during Reset. The bank address for Direct Addressing is always zero
2.8 Index (X and Y)
There are two general purpose registers that are commonly referred to as Index Registers (X and Y) and are
frequently used as an index value for calculation of the effective address. When executing an instruction with
indexed addressing, the microprocessor fetches the OpCode and the base address, and then modifies the address
by adding an Index Register contents to the address prior to performing the desired operation. Pre-indexing or
post-indexing of indirect addresses may be selected. In the Native mode (E=0), both Index Registers are 16 bits
wide where the Index Select Bit (X) of the Processor Status (P) register equals zero. If the Index Select Bit (X)
equals one, both registers will be 8 bits wide, and the high byte is forced to zero.
2.9 Processor Status Register (P)
The 8-bit Processor Status Register (P) contains status flags and mode select bits. The Carry (C), Negative (N),
Overflow (V), and Zero (Z) status flags serve to report the status of most ALU operations. These status flags are
tested by use of Conditional Branch instructions. The Decimal (D), IRQ Disable (I), Memory/Accumulator (M),
and Index (X) bits are used as mode select flags. These flags are set by the program to change microprocessor
operations.
The Emulation (E) select and the Break (B) flags are accessible only through the Processor Status Register. The
Emulation mode select flag is selected by the Exchange Carry and Emulation Bits (XCE) instruction. Table 8-1,
W65C816S Compatibility Information, illustrates the features of the Native (E=0) and Emulation (E=1) modes.
The M and X flags are always equal to one in Emulation mode. When an interrupt occurs during Emulation mode,
the Break flag is written to stack memory as bit 4 of the Processor Status Register.
2.10 Program Bank Register (PBR)
The 8-bit Program Bank Register (PBR) holds the bank address for all instruction fetches. The 24-bit address
consists of the 16-bit instruction effective address and the 8-bit Program Bank address. The register value is
multiplexed with the data bus and presented on the Data bus lines during the first half of a program memory cycle.
The Program Bank Register is initialized to zero during Reset. The PHK instruction pushes the PBR register onto
the Stack.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W6612 | Dual PCM Codec(雙通道PCM編解碼器) |
| W6630CR | Stereo Audio DAC(立體聲D/A轉(zhuǎn)換器) |
| W6631CS | Stereo Audio DAC(立體聲音頻數(shù)模轉(zhuǎn)換器) |
| W6631 | STEREO AUDIO DAC |
| W6662CF | CCD(Correlated Double Sampler)/CIS(Contact Image Sensors) Analog Front End Signal Processor.(耦合采樣器／接觸圖象傳感器模擬前端信號(hào)處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W65C816S6PG-14 | 功能描述:微處理器 - MPU 8/16-bit Microprocessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| W65C816S6PLG-14 | 功能描述:微處理器 - MPU 8/16-bit Microprocessor RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| W65C816S8P-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C816S8PL-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
| W65C816S8Q-14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microprocessor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。