国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數(shù)資料
型號(hào)： WEDPNF8M721V-1012BC
廠商： Electronic Theatre Controls, Inc.
英文描述： 8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
中文描述： 8Mx72同步DRAM 8MB閃存的混合模塊多芯片封裝
文件頁(yè)數(shù)： 14/42頁(yè)
文件大小： 1276K
代理商： WEDPNF8M721V-1012BC
14
White Electronic Designs Corporation Phoenix AZ (602) 437-1520
White Electronic Designs
WEDPNF8M721V-XBX
NOTES:
1. The minimum specifications are used only to ndicate cycle time at which
proper operation over the full temperature range s ensured.
2. An nitial pause of 100ms s required after power-up, followed by two AUTO
REFRESH commands, before proper device operation s ensured. (VCC must be
powered up simultaneously.) The two AUTO REFRESH command wake-ups
should be repeated any time the tREF refresh requirement s exceeded.
3. AC characteristics assume tT = 1ns.
4. n addition to meeting the transition rate specification, the clock and CKE must
transit between VIH and VIL (or between VIL and VIH) n a monotonic manner
5. Outputs measured at 1.5V with equivalent oad:
SDRAM AC F
UNCTIONAL
C
HARACTERISTICS
(N
OTES
1,2,3,4,5,6)
Parameter/Condition
READ/WRITE command to READ/WRITE command (10)
Symbol
t
CCD
-100
1
-125
1
Units
t
CK
CKE to clock disable or power-down entry mode (7)
t
CKED
1
1
t
CK
CKE to clock enable or power-down exit setup mode (7)
t
PED
1
1
t
CK
DQM to nput data delay (10)
t
DQD
0
0
t
CK
DQM to data mask during WRITEs
t
DQM
0
0
t
CK
DQM to data high-impedance during READs
t
DQZ
2
2
t
CK
WRITE command to nput data delay (10)
t
DWD
0
0
t
CK
Data-in to ACTIVE command (8)
t
DAL
4
5
t
CK
Data-in to PRECHARGE command (9)
t
DPL
2
2
t
CK
Last data-in to burst STOP command (10)
t
BDL
1
1
t
CK
Last data-in to new READ/WRITE command (10)
t
CDL
1
1
t
CK
Last data-in to PRECHARGE command (9)
t
RDL
2
2
t
CK
LOAD MODE REGISTER command to ACTIVE or REFRESH command (11)
t
MRD
2
2
t
CK
Data-out to high-impedance from PRECHARGE command (10)
CL = 3
CL = 2
t
ROH
t
ROH
3
2
3
—
t
CK
t
CK
6. AC timing and CC tests have VIL = 0V and VIH = 3V with timing referenced to
1.5V crossover point.
7. Timing actually specified by tCKS; clock(s) specified as a reference only at
minimum cycle rate.
8. Timing actually specified by tWR plus tRP; clock(s) specified as a reference
only at minimum cycle rate.
9. Timing actually specified by tWR.
10. Required clocks are specified by JEDEC functionality and are not dependent
on any timing parameter
11. JEDEC and PC100 specify three clocks.
相關(guān)PDF資料
PDF描述
WEDPNF8M721V-1012BI 8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M721V-1012BM 8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M721V-1015BC 8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M721V-1015BI 8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M721V-1015BM 8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
WEDPNF8M721V-1012BI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M721V-1012BM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M721V-1015BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M721V-1015BI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
WEDPNF8M721V-1015BM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*