- 您現在的位置：買賣IC網 > PDF目錄363895 > W77E516P-25 (WINBOND ELECTRONICS CORP) 8-BIT MICROCONTROLLER PDF資料下載
參數資料
| 型號： | W77E516P-25 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT MICROCONTROLLER |
| 中文描述： | 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數： | 55/85頁 |
| 文件大小： | 596K |
| 代理商： | W77E516P-25 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁
Preliminary W77E516
Publication Release Date: August 16, 2002
- 55 -
Revision A1
The processor responds to a valid interrupt by executing an LCALL instruction to the appropriate
service routine. This may or may not clear the flag which caused the interrupt. In case of Timer
interrupts, the TF0 or TF1 flags are cleared by hardware whenever the processor vectors to the
appropriate timer service routine. In case of external interrupt, INT0 and INT1, the flags are cleared
only if they are edge triggered. In case of Serial interrupts, the flags are not cleared by hardware.
In the case of Timer 2 interrupt, the flags are not cleared by hardware. The Power-Fail interrupt PFI
flag and Watchdog timer interrupt flag WDIF have to be cleared by software. The hardware LCALL
behaves exactly like the software LCALL instruction. This instruction saves the Program Counter
contents onto the Stack, but does not save the Program Status Word PSW. The PC is reloaded
with the vector address of that interrupt which caused the LCALL. These vector address for the
different sources are as follows.
Table 8. Vector locations for interrupt sources
SOURCE
VECTOR ADDRESS
SOURCE
VECTOR ADDRESS
Timer 0 Overflow
000Bh
External Interrupt 0
0003h
Timer 1 Overflow
001Bh
External Interrupt 1
0013h
Timer 2 Interrupt
002Bh
Serial Port
0023h
External Interrupt 2
0043h
Serial Port 1
003Bh
External Interrupt 4
0053h
External Interrupt 3
004Bh
Watchdog Timer
0063h
External Interrupt 5
005Bh
The vector table is not evenly spaced; this is to accommodate future expansions to the device
family.
Execution continues from the vectored address till an RETI instruction is executed. On execution of
the RETI instruction the processor pops the Stack and loads the PC with the contents at the top of
the stack. The user must take care that the status of the stack is restored to what is was after the
hardware LCALL, if the execution is to return to the interrupted program. The processor does not
notice anything if the stack contents are modified and will proceed with execution from the address
put back into PC. Note that a RET instruction would perform exactly the same process as a RETI
instruction, but it would not inform the Interrupt Controller that the interrupt service routine is
completed, and would leave the controller still thinking that the service routine is underway.
Interrupt Response Time
The response time for each interrupt source depends on several factors, such as the nature of the
interrupt and the instruction underway. In the case of external interrupts INT0 to INT5 , they
are sampled at C3 of every machine cycle and then their corresponding interrupt flags IEx will be
set or reset. The Timer 0 and 1 overflow flags are set at C3 of the machine cycle in which overflow
has occurred. These flag values are polled only in the next machine cycle. If a request is active and
all three conditions are met, then the hardware generated LCALL is executed. This LCALL itself
takes four machine cycles to be completed. Thus there is a minimum time of five machine cycles
between the interrupt flag being set and the interrupt service routine being executed.
A longer response time should be anticipated if any of the three conditions are not met. If a higher
or equal priority is being serviced, then the interrupt latency time obviously depends on the nature of
the service routine currently being executed. If the polling cycle is not the last machine cycle of the
相關PDF資料 |
PDF描述 |
|---|---|
| W77E516P-40 | 8-BIT MICROCONTROLLER |
| W77E532 | 8 BIT MICROCONTROLLER |
| W77E58 | 8 BIT MICROCONTROLLER |
| W77E58-25 | 8 BIT MICROCONTROLLER |
| W77E58-40 | 8 BIT MICROCONTROLLER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W77E516P-40 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT MICROCONTROLLER |
| W77E532 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8 BIT MICROCONTROLLER |
| W77E532_07 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT MICROCONTROLLER |
| W77E532A | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8-BIT MICROCONTROLLER |
| W77E532A40DL | 功能描述:IC MCU 8-BIT 128KB FLASH 40-DIP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:W77 產品培訓模塊:CAN Basics Part-1 CAN Basics Part-2 Electromagnetic Noise Reduction Techniques Part 1 M16C Product Overview Part 1 M16C Product Overview Part 2 標準包裝:1 系列:M16C™ M32C/80/87 核心處理器:M32C/80 芯體尺寸:16/32-位 速度:32MHz 連通性:EBI/EMI，I²C，IEBus，IrDA，SIO，UART/USART 外圍設備:DMA，POR，PWM，WDT 輸入/輸出數:121 程序存儲器容量:384KB（384K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:24K x 8 電壓 - 電源 (Vcc/Vdd):3 V ~ 5.5 V 數據轉換器:A/D 34x10b，D/A 2x8b 振蕩器型:內部 工作溫度:-20°C ~ 85°C 封裝/外殼:144-LQFP 包裝:托盤 產品目錄頁面:749 (CN2011-ZH PDF) 配用:R0K330879S001BE-ND - KIT DEV RSK M32C/87 |
發布緊急采購，3分鐘左右您將得到回復。