- 您現在的位置：買賣IC網 > PDF目錄363894 > W741C240 (WINBOND ELECTRONICS CORP) 4-BIT Microcontroller(多次可編程4位的微控制器) PDF資料下載
參數資料
| 型號： | W741C240 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT Microcontroller(多次可編程4位的微控制器) |
| 中文描述： | 4-BIT, MROM, MICROCONTROLLER, PQFP64 |
| 封裝： | QFP-64 |
| 文件頁數： | 8/40頁 |
| 文件大小： | 432K |
| 代理商： | W741C240 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
W741C240
- 8 -
Divider 0
Divider 0 is organized as a 14-bit binary up-counter designed to generate periodic interrupts, as
shown in Figure 4. When the system starts, the divider is incremented by each system clock (F
OSC
).
When an overflow occurs, the divider event flag is set to 1 (EVF.0 = 1). Then, if the divider interrupt
enable flag has been set (IEF.0 = 1), the interrupt is executed, while if the hold release enable flag
has been set (HEF.0 = 1), the hold state is terminated. In addition, the 4 MSB of the divider can be
reset by executing the CLR DIVR0 instruction.
Watchdog Timer (WDT)
The watchdog timer (WDT) is organized as a 4-bit up counter and is designed to protect the program
from unknown errors. The WDT is enable when the corresponding option code bit of the WDT is set
to 1. If the WDT overflows, the chip will be reset. At initial reset, the input clock of the WDT is
F
OSC
/1024. The input clock of the WDT can be switched to F
OSC
/16384 (or F
OSC
/1024) by executing
the SET PMF, #08H (or CLR PMF, #08H) instruction. The contents of the WDT can be reset by the
instruction CLR WDT. In normal operation, the application program must reset WDT before it
overflows. A WDT overflow indicates that the operation is not under control and the chip will be reset.
The WDT minimun overflow period is 468.75 mS when the system clock (F
OSC
) is 32 KHz and WDT
clock input is F
OSC
/1024. When the corresponding option code bit of the WDT is set to 0, the WDT
function is disabled. The organization of the Divider0 and watchdog timer is shown in Figure 4.
Q1
Q2
Q9
Q10 Q11 Q12
Q14
Q13
Fosc
S
R
Q
HEF.0
IEF.0
1. Reset
2. CLR EVF, #01H
3. CLR DIVR0
EVF.0
Hold mode release (HCF.0)
Divider0 interrupt (INT0)
. . .
Overflow signal
WDT
Enable
/Disable
PMF.3
Fosc/1024
Fosc/16384
Mask Option
Qw1
R
Qw2
R
Qw4
R
Qw3
R
Divider0
System Reset
1. Reset
2. CLR WDT
R
R
R
R
Figure 4. Organization of Divider 0 and Watchdog Timer
Timer/Counter
Timer 1 (TM1)
Timer 1 (TM1) is also a programmable 8-bit binary down counter, as shown in Figure 5. Timer 1 can
be used as a counter to output an arbitrary frequency to the MFP pin. The input clock of Timer 1 can
be one of two sources: F
OSC
/64, or F
OSC
. The source can be selected by setting bit 0 of mode
register 1 (MR1). At initial reset, the Timer 1 clock input is F
OSC
. When the MOV TM1L, R or MOV
TM1H, R instruction is executed, the specified data are loaded into the auto-reload buffer and the
TM1 down-counting will be disabled (i.e. MR1.3 is reset to 0). If the bit 3 of MR1 is set (MR1.3 = 1),
相關PDF資料 |
PDF描述 |
|---|---|
| W741C250 | 4-BIT Microcontroller(多次可編程4位的微控制器) |
| W741C260 | 4-BIT Microcontroller(多次可編程4位的微控制器) |
| W741E20X | 4-BIT FLASH MICROCONTROLLER |
| W741E260 | 4-BIT FLASH MICROCONTROLLER |
| W741L260 | 4-BIT MICROCONTROLLER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W741C250 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Bit Microcontroller |
| W741C260 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-BIT MICROCONTROLLER |
| W741E200 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-Bit Microcontroller |
| W741E201 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-BIT FLASH MICROCONTROLLER |
| W741E202 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:4-BIT FLASH MICROCONTROLLER |
發布緊急采購，3分鐘左右您將得到回復。