- 您現在的位置：買賣IC網 > PDF目錄363888 > W48C111 (Cypress Semiconductor Corp.) Frequency Generator for Integrated Core Logic PDF資料下載
參數資料
| 型號： | W48C111 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Frequency Generator for Integrated Core Logic |
| 中文描述： | 頻率發生器集成的核心邏輯 |
| 文件頁數： | 2/7頁 |
| 文件大小： | 115K |
| 代理商： | W48C111 |
W48C111-16
PRELIMINARY
2
Pin Definitions
Pin Name
CPU0:1
Pin
No.
24, 23
Pin
Type
O
Pin Description
CPU Clock Outputs 0 and 1:
These two CPU clock outputs are controlled by the
CPU_STOP# control pin. Output voltage swing is controlled by voltage applied to
VDDQ2.
PCI1:5
5, 7, 8, 10,
11
O
PCI Bus Clock Outputs 1 through 5:
These five PCI clock outputs are controlled
by the PCI_STOP# control pin. Output voltage swing is controlled by voltage applied
to VDDQ3.
PCI_F
4
O
Fixed PCI Clock Output:
Unlike PCI1:5 outputs, this output is not controlled by the
PCI_STOP# control pin; it cannot be forced LOW by PCI_STOP#. Output voltage
swing is controlled by voltage applied to VDDQ3.
48MHz
16
O
48-MHz Output:
Fixed clock output at 48 MHz. Output voltage swing is controlled by
voltage applied to VDDQ3. This output does not have the SS feature
CPU_STOP#
18
I
CPU_STOP# input:
When brought LOW, clock outputs CPU0:1 are stopped LOW
after completing a full clock cycle (2
–
3 CPU clock latency). When brought HIGH,
clock outputs CPU0:1 start with a full clock cycle (2
–
3 CPU clock latency).
PCI_STOP#
19
I
PCI_STOP# input:
The PCI_STOP# input enables the PCI1:5 outputs when HIGH
and causes them to remain at logic 0 when LOW. The PCI_STOP signal is latched
on the rising edge of PCI_F. Its effect takes place on the next PCI_F clock cycle.
Fixed 14.318-MHz Output:
Used for various system applications. Output voltage
swing is controlled by voltage applied to VDDQ3.
REF
26
O
SEL100/66#
15
I
Frequency Selection Inputs:
Select power-up default CPU clock frequency as
shown in
Table 1
on page 1.
X1
1
I
Crystal Connection or External Reference Frequency Input:
This pin can either
be used as a connection to a crystal or to a reference signal.
X2
2
I
Crystal Connection:
An input connection for an external 14.318-MHz crystal. If
using an external reference, this pin must be left unconnected.
Power-Down Control:
When this input is LOW, device goes into a low-power stand-
by condition. All outputs are held LOW. CPU and PCI clock outputs are stopped LOW
after completing a full clock cycle (2
–
3 CPU clock cycle latency). When brought
HIGH, CPU and PCI outputs start with a full clock cycle at full operating frequency
(3 ms maximum latency).
Power Connection:
Connected to 3.3V supply.
PWR_DWN#
17
I
VDDQ3
6, 9, 13, 21,
27
P
VDDQ2
25
P
Power Connection:
Power supply for CPU0:1 output buffer. Connected to 2.5V or
3.3V.
GND
3, 12, 14, 20,
22, 28
G
Ground Connection:
Connect all ground pins to the common system ground plane.
相關PDF資料 |
PDF描述 |
|---|---|
| W48C20 | Audio Subsystem Clock Generator(音頻子系統時鐘發生器) |
| W48C55A | Frequency Synthesizers(頻率合成器) |
| W48C54A | Frequency Synthesizers(頻率合成器) |
| W48S101-04 | Spread Spectrum Motherboard Frequency Generator(寬頻譜主板頻率發生器) |
| W48S101 | Spread Spectrum Motherboard Frequency Generator |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W48C111-16 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Frequency Generator for Integrated Core Logic |
| W48C111-16H | 功能描述:IC CLOCK GEN FREQ MOD 28-SSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| W48C111-16HT | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| W48C111-17 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:100-MHz Mobile Motherboard System Clock |
| W48C20 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Audio Subsystem Clock Generator |
發布緊急采購，3分鐘左右您將得到回復。