- 您現在的位置：買賣IC網 > PDF目錄363885 > W3EG7264S202JD3 512MB - 64Mx72 DDR SDRAM UNBUFFERED PDF資料下載
參數資料
| 型號： | W3EG7264S202JD3 |
| 英文描述： | 512MB - 64Mx72 DDR SDRAM UNBUFFERED |
| 中文描述： | 512MB的- 64Mx72 DDR SDRAM內存緩沖 |
| 文件頁數： | 6/11頁 |
| 文件大?。?/td> | 185K |
| 代理商： | W3EG7264S202JD3 |
6
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
May 2005
Rev. 5
W3EG7264S-JD3-D3
PRELIMINARY
I
DD1
: OPERATING CURRENT : ONE BANK
1. Typical Case : DDR333, 266, 200: V
CC
= V
CCQ
=
+2.5V ± 0.2V; DDR400: V
CC
= V
CCQ
= +2.6V ± 0.1V
2. Worst Case : V
CC
=2.7V, T=10°C
3. Only one bank is accessed with t
RC
(min), Burst
Mode, Address and Control inputs on NOP edge
are changing once per clock cycle. I
OUT
= 0mA
4. Timing Patterns :
DDR200 (100 MHz, CL=2) : t
CK=
10ns, CL2,
BL=4, t
RCD=
2*t
CK
, t
RAS=
5*t
CK
Read : A0 N R0 N N P0 N A0 N - repeat the
same timing with random address changing;
50% of data changing at every burst
DDR266 (133MHz, CL=2.5) : t
CK=
7.5ns,
CL=2.5, BL=4, t
RCD=
3*t
CK
, t
RC=
9*t
CK
, t
RAS=
5*t
CK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
DDR266 (133MHz, CL=2) : t
CK
=7.5ns, CL=2,
BL=4, t
RCD
=3*t
CK
, t
RC
=9*t
CK
, t
RAS
=5*t
CK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
DDR333 (166MHz, CL=2.5) : t
CK
=6ns, BL=4,
t
RCD
=10*t
CK
, t
RAS
=7*t
CK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
DDR400 (200MHz, CL=3) : t
CK
=5ns, BL=4,
t
RCD
=15*t
CK
, t
RAS
=7*t
CK
Read : A0 N N R0 N P0 N N N A0 N - repeat
the same timing with random address
changing; 50% of data changing at every burst
I
DD7A
: OPERATING CURRENT : FOUR BANKS
1. Typical Case : DDR333, 266, 200: V
CC
= V
CCQ
=
+2.5V ± 0.2V; DDR400: V
CC
= V
CCQ
= +2.6V ± 0.1V
2. Worst Case : V
CC
=2.7V, T=10°C
3. Four banks are being interleaved with t
RC
(min),
Burst Mode, Address and Control inputs on NOP
edge are not changing. Iout=0mA
4. Timing Patterns :
DDR200 (100 MHz, CL=2) : t
CK
=10ns, CL2,
BL=4, t
RRD
=2*t
CK
, t
RCD
=3*t
CK
, Read with
Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0
repeat the same timing with random address
changing; 100% of data changing at every
burst
DDR266 (133MHz, CL=2.5) : t
CK
=7.5ns,
CL=2.5, BL=4, t
RRD
=3*t
CK
, t
RCD
=3*t
CK
Read with Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DDR266 (133MHz, CL=2) : t
CK
=7.5ns, CL2=2,
BL=4, t
RRD
=2*t
CK
, t
RCD
=2*t
CK
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DDR333 (166MHz, CL=2.5) : t
CK
=6ns,
BL=4, t
RRD
=3*t
CK
, t
RCD
=3*t
CK
, Read with
Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DDR400 (200MHz, CL=3) : t
CK
=5ns,
BL=4, t
RRD
=10*t
CK
, t
RCD
=15*t
CK
, Read with
Autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N
A1 R0 - repeat the same timing with random
address changing; 100% of data changing at
every burst
DETAILED TEST CONDITIONS FOR DDR SDRAM I
DD1
& I
DD7A
Legend:
A = Activate, R = Read, W = Write, P = Precharge, N = NOP
A (0-3) = Activate Bank 0-3
R (0-3) = Read Bank 0-3
相關PDF資料 |
PDF描述 |
|---|---|
| W3EG7264S263JD3 | 512MB - 64Mx72 DDR SDRAM UNBUFFERED |
| W3EG7264S265JD3 | 512MB - 64Mx72 DDR SDRAM UNBUFFERED |
| W3EG7264S335JD3 | 512MB - 64Mx72 DDR SDRAM UNBUFFERED |
| W3EG7264S403JD3 | 512MB - 64Mx72 DDR SDRAM UNBUFFERED |
| W3EG7264S-D3 | 512MB - 64Mx72 DDR SDRAM UNBUFFERED |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W3EG7264S262AD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx72 DDR ECC SDRAM UNBUFFERED w/PLL |
| W3EG7264S262BD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx72 DDR ECC SDRAM UNBUFFERED w/PLL |
| W3EG7264S263JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 64Mx72 DDR SDRAM UNBUFFERED |
| W3EG7264S265AD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx72 DDR ECC SDRAM UNBUFFERED w/PLL |
| W3EG7264S265BD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:512MB - 2x32Mx72 DDR ECC SDRAM UNBUFFERED w/PLL |
發布緊急采購，3分鐘左右您將得到回復。