- 您現在的位置：買賣IC網 > PDF目錄363885 > W3EG7218S265BD4 128MB - 16Mx72 DDR SDRAM UNBUFFERED w/PLL PDF資料下載
參數資料
| 型號： | W3EG7218S265BD4 |
| 英文描述： | 128MB - 16Mx72 DDR SDRAM UNBUFFERED w/PLL |
| 中文描述： | 128MB的- 16Mx72 DDR SDRAM的緩沖瓦特/鎖相環 |
| 文件頁數： | 10/13頁 |
| 文件大?。?/td> | 177K |
| 代理商： | W3EG7218S265BD4 |
10
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
November 2004
Rev. 1
PRELIMINARY
W3EG7218S-AD4
-BD4
33. Normal Output Drive Curves:
a. The full variation in driver pull-down current from minimum to maximum process,
temperature and voltage will lie within the outer bounding lines of the V-I curve
of Figure 8, Pull-Down Characteristics.
b. The variation in driver pull-down current within nominal limits of voltage and
temperature is expected, but not guaranteed, to lie within the inner bounding
lines of the V-I curve of Figure 8, Pull-Down Characteristics.
c. The full variation in driver pull-up current from minimum to maximum process,
temperature and voltage will lie within the outer bounding lines of the V-I curve
of Figure 9, Pull-Up Characteristics
d. The variation in driver pull-up current within nominal limits of voltage and
temperature is expected, but not guaranteed, to lie within the inner bounding
lines of the V-I curve of Figure 9, Pull-Up Characteristics.
e. The full variation in the ratio of the maximum to minimum pull-up and pull-down
current should be between 0.71 and 1.4, for device drain-to-source voltages
from 0.1V to 1.0V, and at the same voltage and temperature.
f. The full variation in the ratio of the nominal pull-up to pull-down current should
be unity ±10 percent, for device drain-to-source voltages from 0.1V to 1.0V.
34. The voltage levels used are derived from a mini-mum V
CC
level and the referenced
test load. In practice, the voltage levels obtained from a properly terminated bus will
provide significantly different voltage values.
35. V
IH
overshoot: V
IH
(MAX) = V
CCQ
+ 1.5V for a pulse width !5 3ns and the pulse width
can not be greater than 1/3 of the cycle rate. V
IL
undershoot: V
IL
(MIN) = -1.5V for a
pulse width !5 3ns and the pulse width can not be greater than 1/3 of the cycle rate.
36. V
CC
and V
CCQ
must track each other.
37. t
HZ
(MAX) will prevail over t
DQSCK
(MAX) + t
RPST
(MAX) condition. t
LZ
(MIN) will
prevail over t
DQSCK
(MIN) + t
RPRE
(MAX) condition.
38. t
RPST
end point and t
RPRE
begin point are not referenced to a specific voltage level
but specify when the device output is no longer driving (t
RPST
), or begins driving
(t
RPRE
).
39. During initialization, V
CCQ
, V
TT
, and V
REF
must be equal to or less than V
CC
+ 0.3V.
Alternatively, V
TT
may be 1.35V maximum during power up, even if V
CC
/V
CCQ
are
0Vs, provided a minimum of 42 0 of series resistance is used between the V
TT
supply and the input pin.
40. The part operates below the slowest JEDEC operating frequency of 83 MHz. As
such, future die may not reflect this option.
41. Random addressing changing and 50 percent of data changing at every transfer.
42. Random addressing changing and 100 percent of data changing at every transfer.
43. CKE must be active (high) during the entire time a refresh command is executed.
That is, from the time the AUTO REFRESH command is registered, CKE must be
active at each rising clock edge, until t
REF
later.
44. I
DD2N
specifies the DQ, DQS, and DM to be driven to a valid high or low logic level.
I
DD2Q
is similar to I
DD2F
except I
DD2Q
specifies the address and control inputs to
remain stable. Although I
DD2F
, I
DD2N
, and I
DD2Q
are similar, I
DD2F
is “worst case.”
45. Whenever the operating frequency is altered, not including jitter, the DLL is required
to be reset. This is followed by 200 clock cycles.
46. Leakage number reflects the worst case leakage possible through the module pin,
not what each memory device contributes.
47. When an input signal is HIGH or LOW, it is defined as a steady state logic HIGH or
LOW.
48. The -335 speed grade will operate with t
RAS
(MIN) = 40ns and t
RAS
(MAX) =
120,000ns at any slower frequency.
相關PDF資料 |
PDF描述 |
|---|---|
| W3EG7218S-AD4 | 128MB - 16Mx72 DDR SDRAM UNBUFFERED w/PLL |
| W3EG72255S265JD3XG | 2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL |
| W3EG72255S335AJD3XG | 2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL |
| W3EG72255S335D3XG | 2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL |
| W3EG72255S335JD3XG | 2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W3EG7218S-AD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:128MB - 16Mx72 DDR SDRAM UNBUFFERED w/PLL |
| W3EG7218S-BD4 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:128MB - 16Mx72 DDR SDRAM UNBUFFERED w/PLL |
| W3EG72255MS100AJD3MG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL |
| W3EG72255MS100AJD3SG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL |
| W3EG72255MS100JD3MG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL |
發布緊急采購，3分鐘左右您將得到回復。