- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363882 > W39V040AP (WINBOND ELECTRONICS CORP) 512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE PDF資料下載
參數(shù)資料
| 型號： | W39V040AP |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | 512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| 中文描述： | 512K X 8 FLASH 3.3V PROM, 11 ns, PQCC32 |
| 封裝： | PLASTIC, LCC-32 |
| 文件頁數(shù)： | 7/34頁 |
| 文件大小： | 384K |
| 代理商： | W39V040AP |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
W39V040A
Publication Release Date: December 19, 2002
- 7 -
Revision A2
Continued
100
FFDF, FFFFh: FFD8, 0000h
101
FFD7, FFFFh: FFD0, 0000h
110
FFCF, FFFFh: FFC8, 0000h
111
FFC7, FFFFh: FFC0, 0000h
Table of Operating Modes
Operating Mode Selection - Programmer Mode
PINS
ADDRESS
AIN
AIN
MODE
#OE
V
IL
V
IH
X
V
IL
X
V
IH
#WE
V
IH
V
IL
X
X
V
IH
X
#RESET
V
IH
V
IH
V
IL
V
IH
V
IH
V
IH
DQ.
Read
Write
Standby
Dout
Din
High Z
High Z/DOUT
High Z/DOUT
High Z
X
X
X
X
Write Inhibit
Output Disable
Operating Mode Selection - LPC Mode
Operation modes in LPC interface mode are determined by "cycle type" when it is selected. When it is
not selected, its outputs (LAD[3:0]) will be disable. Please reference to the "Standard LPC Memory
Cycle Definition".
Standard LPC Memory Cycle Definition
FIELD
NO. OF
CLOCKS
DESCRIPTION
Start
1
"0000b" appears on LPC bus to indicate the initial
Cycle Type & Dir
1
"010Xb" indicates memory read cycle; while "011xb" indicates memory write
cycle. "X" mean don't have to care.
TAR
2
Turned Around Time
Addr.
8
Address Phase for Memory Cycle. LPC supports the 32 bits address protocol.
The addresses transfer most significant nibble first and least significant nibble
last. (i.e. Address[31:28] on LAD[3:0] first , and Address[3:0] on LAD[3:0] last.)
Sync.
N
Synchronous to add wait state. "0000b" means Ready, "0101b" means Short
Wait, "0110b" means Long Wait, "1001b" for DMA only, "1010b" means error,
other values are reserved.
Data
2
Data Phase for Memory Cycle. The data transfer least significant nibble first
and most significant nibble last. (i.e. DQ[3:0] on LAD[3:0] first , then DQ[7:4] on
LAD[3:0] last.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W39V040AQ | 512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040BQ | W39V040B |
| W39V040BQZ | W39V040B |
| W39V040B | W39V040B |
| W39V040BP | W39V040B |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W39V040AQ | 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040B | 制造商:WINBOND 制造商全稱:Winbond 功能描述:W39V040B |
| W39V040B_07 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K × 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040BP | 制造商:WINBOND 制造商全稱:Winbond 功能描述:W39V040B |
| W39V040BPZ | 制造商:WINBOND 制造商全稱:Winbond 功能描述:W39V040B |
發(fā)布緊急采購，3分鐘左右您將得到回復。