- 您現在的位置：買賣IC網 > PDF目錄363882 > W39L512 (WINBOND ELECTRONICS CORP) 64K 8 COMS FLASH MEMORY PDF資料下載
參數資料
| 型號： | W39L512 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 英文描述： | 64K 8 COMS FLASH MEMORY |
| 中文描述： | 64K的8 COMS衛星閃存 |
| 文件頁數： | 7/25頁 |
| 文件大小： | 304K |
| 代理商： | W39L512 |
W39L512
Publication Release Date: July 9, 2002
- 7 -
Revision A2
Write Operation Status
DQ7: Data Polling
The W39L512 device features Data Polling as a method to indicate to the host that the embedded
algorithms are in progress or completed.
During the Embedded Program Algorithm, an attempt to read the device will produce the complement
of the data last written to DQ7. Upon completion of the Embedded Program Algorithm, an attempt to
read the device will produce the true data last written to DQ7.
During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ7
output. Upon completion of the Embedded Erase Algorithm, an attempt to read the device will produce
a "1" at the DQ7 output.
For chip erase, the Data Polling is valid after the rising edge of the sixth pulse in the six #WE write
pulse sequences. For page erase, the Data Polling is valid after the last rising edge of the page erase
#WE pulse. Data Polling must be performed at addresses within any of the pages being erased.
Otherwise, the status may not be valid.
Just prior to the completion of Embedded Algorithm operations DQ7 may change asynchronously while
the output enable (#OE) is asserted low. This means that the device is driving status information on
DQ7 at one instant of time and then that byte
′
s valid data at the next instant of time. Depending on
when the system samples the DQ7 output, it may read the status or valid data. Even if the device has
completed the Embedded Algorithm operations and DQ7 has a valid data, the data outputs on DQ0 –
DQ6 may be still invalid. The valid data on DQ0
DQ7 will be read on the successive read attempts.
The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded
Erase Algorithm, or page erase time-out (see "Command Definitions").
DQ6: Toggle Bit
The W39L512 also features the "Toggle Bit" as a method to indicate to the host system that the
embedded algorithms are in progress or completed.
During an Embedded Program or Erase Algorithm cycle, successive attempts to read (#OE toggling)
data from the device at any address will result in DQ6 toggling between one and zero. Once the
Embedded Program or Erase Algorithm cycle is completed, DQ6 will stop toggling and valid data will
be read on the next successive attempt. During programming, the Toggle Bit is valid after the rising
edge of the fourth #WE pulse in the four write pulse sequence. For chip erase, the Toggle Bit is valid
after the rising edge of the sixth #WE pulse in the six write pulse sequence. For page erase, the
Toggle Bit is valid after the last rising edge of the page erase #WE pulse. The Toggle Bit is active
during the page erase time-out.
Either #CE or #OE toggling will cause DQ6 to toggle.
相關PDF資料 |
PDF描述 |
|---|---|
| W39L512-70 | 64K 8 COMS FLASH MEMORY |
| W39L512-90 | 64K 8 COMS FLASH MEMORY |
| W39V040AP | 512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040AQ | 512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040BQ | W39V040B |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W39L512-70 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K 8 COMS FLASH MEMORY |
| W39L512-90 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K 8 COMS FLASH MEMORY |
| W39L512P-90 | 制造商:Winbond Electronics Corp 功能描述: |
| W39V040A | 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040AP | 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
發布緊急采購，3分鐘左右您將得到回復。