国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數資料
型號: W42C32
廠商: Cypress Semiconductor Corp.
英文描述: Spread Spectrum Frequency Timing Generator
中文描述: 擴頻頻率定時發生器
文件頁數: 3/8頁
文件大?。?/td> 131K
代理商: W42C32
W42C32-05
3
Functional Description
The W42C32-05 uses a phase-locked loop (PLL) to multiply
the frequency of a low-cost, low-frequency crystal up to the
desired clock frequency. The basic circuit topology is shown in
Figure 1
. An on-chip crystal driver causes the crystal to oscil-
late at its fundamental. The resulting reference signal is divid-
ed by Q and fed to the phase detector. The VCO output is
divided by P and also fed back to the phase detector. The PLL
will force the frequency of the VCO output signal to change
until the divided output signal and the divided reference signal
match at the phase detector input. The output frequency is
then equal to the ratio of P/Q times the reference frequency.
The unique feature of the Spread Spectrum Frequency Timing
Generator is that a modulating waveform is superimposed at
the input to the VCO. This causes the VCO output to be slowly
swept across a predetermined frequency band.
Because the modulating frequency is typically 1000 times
slower than the fundamental clock, the spread spectrum pro-
cess has little impact on system performance.
Frequency Selection With SSFTG
In Spread Spectrum frequency timing generation, EMI reduc-
tion depends on the shape, modulation percentage, and fre-
quency of the modulating waveform. While the shape and fre-
quency of the modulating waveform in the W42C32 are fixed,
the modulation percentage may be varied.
Using frequency select bits (FS2:0 pins), various spreading
percentages for different input frequency ranges can be cho-
sen. For example, refer to the W42C32-05 in
Table 1
. If the
logic level on FS2:0 = 000, then an input reference frequency
between 14 and 24 MHz will produce an output frequency at
twice the reference frequency with a spread of ±2.5%.
A larger spreading percentage improves EMI reduction. How-
ever, large spread percentages may either exceed system
maximum frequency ratings or lower the average frequency to
a point where performance is affected. For these reasons,
spreading percentages between ±0.875% and ±2.5% are
most common.
Additional Features of the W42C32-05
A RESET pin is available to aid in applications which have
multiple PLL clock generators. When a reset is issued, the
modulation profile shown in
Figure 3
is reset to its starting
point. This feature is necessary for applications in which two
spread spectrum systems must synchronize with each other.
The REFOUT out pin provides a buffered version of the input
clock frequency.
The SSON# pin disables the spread spectrum function when
set to logic HIGH. Otherwise, an internal pull-down resistor
leaves this feature enabled.
The PD# pin reduces power consumption and disables the
clock outputs when set to logic LOW. Otherwise, an internal
pull-up resistor places the W42C32-05 into normal mode.
Figure 1. System Block Diagram (Concept, not actual implementation)
XTAL
Freq.
Divider
Q
Phase
Detector
Modulating
Waveform
VCO
Post
Dividers
CLKOUT
Charge
Pump
Feedback
DiP
PLL
GND
V
DD
X1
X2
Crystal load
capacitors
as needed
Σ
相關PDF資料
PDF描述
W455F05 4 Mbit Uniform Sector, Serial Flash Memory
W455F10 4 Mbit Uniform Sector, Serial Flash Memory
W455F20 4 Mbit Uniform Sector, Serial Flash Memory
W45B012 4 Mbit Uniform Sector, Serial Flash Memory
W45B012P 4 Mbit Uniform Sector, Serial Flash Memory
相關代理商/技術參數
參數描述
W42C32-05 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Spread Spectrum Frequency Timing Generator
W42C32-05MG 制造商:Cypress Semiconductor 功能描述:PREMIS EMI REDUCTION SSCGS
W42C32-05MGT 制造商:Cypress Semiconductor 功能描述:DRIVER-CLOCK DRIVER
W42C70-01G 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-SM-ZERO DELAY BUFFER
W42WUM/EGW 制造商:Kingbright Corporation 功能描述:LED Bi-Color Green/Red 565nm/627nm 2-Pin