- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄363885 > W3EG72129S265JD3 1GB - 2x64Mx72 DDR SDRAM REGISTERED w/PLL PDF資料下載
參數(shù)資料
| 型號(hào)： | W3EG72129S265JD3 |
| 英文描述： | 1GB - 2x64Mx72 DDR SDRAM REGISTERED w/PLL |
| 中文描述： | 1GB的- 2x64Mx72 DDR SDRAM的注冊(cè)瓦特/鎖相環(huán) |
| 文件頁(yè)數(shù)： | 8/12頁(yè) |
| 文件大?。?/td> | 184K |
| 代理商： | W3EG72129S265JD3 |
8
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
October 2005
Rev. 3
W3EG72129S-JD3
PRELIMINARY
DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND
RECOMMENDED AC OPERATING CONDITIONS (continued)
Notes 1-5, 7; notes appear following parameter tables; 0°C ≤ T
A
≤ +70°C; V
CC
= +2.5V ±0.2V, V
CCQ
= +2.5V ±0.2V
AC Characteristics
403
335
262
263/265
202
Parameter
ACTIVE to READ or WRITE delay
PRECHARGE command period
DQS read preamble
DQS read postamble
ACTIVE bank a to ACTIVE bank b command
DQS write preamble
DQS write preamble setup time
DQS write postamble
Write recovery time
Internal WRITE to READ command delay
Data valid output window
REFRESH to REFRESH command interval
Average periodic refresh interval
Terminating voltage delay to V
CC
Exit SELF REFRESH to non-READ command
Exit SELF REFRESH to READ command
Symbol
t
RCD
t
RP
t
RPRE
t
RPST
t
RRD
t
WPRE
t
WPRES
t
WPST
t
WR
t
WTR
NA
t
REFC
t
REFI
t
VTD
t
XSNR
t
XSRD
Min
15
15
0.9
0.4
10
0.25
0
0.4
15
2
t
QH
-t
DQSQ
Max
Min
18
18
0.9
0.4
12
0.25
0
0.4
15
1
t
QH
-t
DQSQ
Max
Min
15
15
0.9
0.4
15
0.25
0
0.4
15
1
t
QH
-t
DQSQ
Max
Min
20
20
0.9
0.4
15
0.25
0
0.4
15
1
t
QH
-t
DQSQ
Max
Min
20
20
0.9
0.4
15
0.25
0
0.4
15
1
t
QH
-t
DQSQ
Max
Units
ns
ns
t
CK
t
CK
ns
t
CK
ns
t
CK
ns
t
CK
ns
μs
μs
ns
ns
t
CK
Notes
1.1
0.6
1.1
0.6
1.1
0.6
1.1
0.6
1.1
0.6
19
10,11
9
0.6
0.6
0.6
0.6
0.6
13
12
12
70.3
7.8
70.3
7.8
70.3
7.8
70.3
7.8
70.3
7.8
0
0
0
0
0
70
200
75
200
75
200
75
200
75
200
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3EG72129S335JD3 | 1GB - 2x64Mx72 DDR SDRAM REGISTERED w/PLL |
| W3EG72129S403JD3 | 1GB - 2x64Mx72 DDR SDRAM REGISTERED w/PLL |
| W3EG72129S-JD3 | 1GB - 2x64Mx72 DDR SDRAM REGISTERED w/PLL |
| W3EG7217S202D3 | 128MB - 16Mx72 DDR SDRAM REGISTERED, ECC w/PLL |
| W3EG7217S262D3 | 128MB - 16Mx72 DDR SDRAM REGISTERED, ECC w/PLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3EG72129S335JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM REGISTERED w/PLL |
| W3EG72129S403JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM REGISTERED w/PLL |
| W3EG72129S-JD3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR SDRAM REGISTERED w/PLL |
| W3EG7217S202D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:128MB - 16Mx72 DDR SDRAM REGISTERED, ECC w/PLL |
| W3EG7217S262D3 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:128MB - 16Mx72 DDR SDRAM REGISTERED, ECC w/PLL |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。