- 您現在的位置：買賣IC網 > PDF目錄363884 > W3EG6418S-JD3 128MB - 16Mx64 DDR SDRAM UNBUFFERED PDF資料下載
參數資料
| 型號： | W3EG6418S-JD3 |
| 英文描述： | 128MB - 16Mx64 DDR SDRAM UNBUFFERED |
| 中文描述： | 128MB的- 16Mx64 DDR SDRAM的緩沖 |
| 文件頁數： | 7/12頁 |
| 文件大小： | 217K |
| 代理商： | W3EG6418S-JD3 |
7
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
W3EG6418S-D3
-JD3
May 2005
Rev. 3
PRELIMINARY
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND
RECOMMENDED AC OPERATING CONDITIONS
AC Characteristics
262
263/265
202
Parameter
Access window of DQs from CK, CK#
CK high-level width
CK low-level width
Clock cycle time
Symbol
t
AC
t
CH
t
CL
t
CK
(2.5)
t
CK
(2)
t
DH
t
DS
t
DIPW
t
DQSCK
t
DQSH
t
DQSL
t
DQSQ
Min
-0.75
0.45
0.45
7.5
7.5
0.5
0.5
1.75
-0.75
0.35
0.35
Max
+0.75
0.55
0.55
13
13
Min
-0.75
0.45
0.45
7.5
7.5
0.5
0.5
1.75
-0.75
0.35
0.35
Max
+0.75
0.55
0.55
13
13
Min
-0.75
0.45
0.45
7.5
10
0.5
0.5
1.75
-0.75
0.35
0.35
Max
+0.75
0.55
0.55
13
13
Units
ns
t
CK
t
CK
ns
ns
ns
ns
ns
ns
t
CK
t
CK
ns
Notes
16
16
22
22
CL=2.5
CL=2
DQ and DM input hold time relative to DQS
DQ and DM input setup time relative to DQS
DQ and DM input pulse width (for each input)
Access window of DQS from CK, CK#
DQS input high pulse width
DQS input low pulse width
DQS-DQ skew, DQS to last DQ valid, per group,
per access
Write command to first DQS latching transition
DQS falling edge to CK rising - setup time
DQS falling edge from CK rising - hold time
Half clock period
Data-out high-impedance window from CK, CK#
Data-out low-impedance window from CK, CK#
Address and control input hold time (fast slew rate)
Address and control input set-up time (fast slew rate)
Address and control input hold time (slow slew rate)
Address and control input setup time (slow slew rate)
Address and control input pulse width (for each input)
LOAD MODE REGISTER command cycle time
DQ-DQS hold, DQS to first DQ to go non-valid, per access
14,17
14,17
17
+0.75
+0.75
+0.75
0.5
0.5
0.5
13,14
t
DQSS
t
DSS
t
DSH
t
HP
t
HZ
t
LZ
t
IHf
t
ISf
t
IHs
t
ISs
t
IPW
t
MRD
t
QH
0.75
0.2
0.2
t
CH
, t
CL
1.25
0.75
0.2
0.2
t
CH
, t
CL
1.25
0.75
0.2
0.2
t
CH
, t
CL
1.25
t
CK
t
CK
t
CK
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
18
8,19
8,20
6
6
6
6
+0.75
+0.75
+0.75
-0.75
0.90
0.90
1
1
2.2
15
t
HP
-t
QHS
-0.75
0.90
0.90
1
1
2.2
15
t
HP
-t
QHS
-0.75
0.90
0.90
1
1
2.2
15
t
HP
-
t
QHS
13,14
Data hold skew factor
ACTIVE to PRECHARGE command
ACTIVE to READ with Auto precharge command
ACTIVE to ACTIVE/AUTO REFRESH command period
AUTO REFRESH command period
t
QHS
t
RAS
t
RAP
t
RC
t
RFC
0.75
120,000
0.75
120,000
0.75
120,000
ns
ns
ns
ns
ns
40
15
60
75
40
20
65
75
40
20
65
75
15
21
相關PDF資料 |
PDF描述 |
|---|---|
| W3EG64255MS100JD3GG | 2GB - 2x128Mx64 DDR SDRAM REGISTERED, w/PLL |
| W3EG64255MS100JD3MG | 2GB - 2x128Mx64 DDR SDRAM REGISTERED, w/PLL |
| W3EG64255MS100JD3SG | 2GB - 2x128Mx64 DDR SDRAM REGISTERED, w/PLL |
| W3EG64255MS133JD3GG | 2GB - 2x128Mx64 DDR SDRAM REGISTERED, w/PLL |
| W3EG64255MS133JD3MG | 2GB - 2x128Mx64 DDR SDRAM REGISTERED, w/PLL |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W3EG64255MS100JD3GG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG64255MS100JD3MG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG64255MS100JD3SG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG64255MS133JD3GG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
| W3EG64255MS133JD3MG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB-128Mx72 DDR SDRAM REGISTERED ECC w/PLL |
發布緊急采購，3分鐘左右您將得到回復。