- 您現在的位置：買賣IC網 > PDF目錄363882 > W39V040BP (WINBOND ELECTRONICS CORP) W39V040B PDF資料下載
參數資料
| 型號： | W39V040BP |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | W39V040B |
| 中文描述： | 512K X 8 FLASH 3.3V PROM, 11 ns, PQCC32 |
| 封裝： | PLASTIC, LCC-32 |
| 文件頁數： | 19/32頁 |
| 文件大小： | 356K |
| 代理商： | W39V040BP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
W39V040B
Publication Release Date: April 14, 2005
- 19 -
Revision A3
Programmer Interface Mode AC Characteristics, continued
10.7 Read Cycle Timing Parameters
(V
DD
= 3.3V
±
0.3V, V
SS
= 0V, T
A
= 0 to 70
°
C)
W39V040B
MIN.
350
50
50
-
-
0
-
0
PARAMETER
SYMBOL
MAX.
-
-
-
150
75
-
35
-
UNIT
Read Cycle Time
Row / Column Address Set Up Time
Row / Column Address Hold Time
Address Access Time
Output Enable Access Time
#OE Low to Active Output
#OE High to High-Z Output
Output Hold from Address Change
T
RC
T
AS
T
AH
T
AA
T
OE
T
OLZ
T
OHZ
T
OH
nS
nS
nS
nS
nS
nS
nS
nS
10.8 Write Cycle Timing Parameters
PARAMETER
SYMBOL
T
RST
T
AS
T
AH
T
CWH
T
WP
T
WPH
T
DS
T
DH
T
OEH
T
BP
T
PEC
T
BUSY
MIN.
1
50
50
50
100
100
50
50
0
-
-
90
TYP.
-
-
-
-
-
-
-
-
-
12
0.6
-
MAX.
-
-
-
-
-
-
-
-
-
200
6
-
UNIT
μ
S
nS
nS
nS
nS
nS
nS
nS
nS
μ
S
S
nS
Reset Time
Address Setup Time
Address Hold Time
R/#C to Write Enable High Time
#WE Pulse Width
#WE High Width
Data Setup Time
Data Hold Time
#OE Hold Time
Byte programming Time
Sector Erase Cycle Time
(Note 2)
Program/Erase Valid to RY/#BY Delay
Notes
: 1. All AC timing signals observe the following guidelines for determining setup and hold times:
(a) High level signal's reference level is input high and (b) low level signal's reference level is input low.
Ref. to the AC testing condition.
2. Exclude 00H pre-program prior to erasure. (In the pre-programming step of the embedded erase algorithm,
all bytes are programmed to 00H before erasure
10.9 Data Polling and Toggle Bit Timing Parameters
W39V040B
MIN.
-
-
50
PARAMETER
SYMBOL
MAX.
350
350
-
UNIT
#OE to Data Polling Output Delay
#OE to Toggle Bit Output Delay
Toggle or Polling interval (for sector erase only) (Note1)
T
OEP
T
OET
nS
nS
mS
-
Note1:
Minimum timing interval between Toggle-check or Polling-check is required for sector erase only
相關PDF資料 |
PDF描述 |
|---|---|
| W39V040BPZ | W39V040B |
| W39V040C | 512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040CP | 512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040CPZ | 512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040CQ | 512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W39V040BPZ | 制造商:WINBOND 制造商全稱:Winbond 功能描述:W39V040B |
| W39V040BQ | 制造商:WINBOND 制造商全稱:Winbond 功能描述:W39V040B |
| W39V040BQZ | 制造商:WINBOND 制造商全稱:Winbond 功能描述:W39V040B |
| W39V040C | 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
| W39V040CP | 制造商:WINBOND 制造商全稱:Winbond 功能描述:512K 】 8 CMOS FLASH MEMORY WITH LPC INTERFACE |
發布緊急采購，3分鐘左右您將得到回復。