国产精品成人VA在线观看-国产乱妇乱子视频在播放-国产日韩精品一区二区三区在线-国模精品一区二区三区

參數(shù)資料
型號(hào): W25S243A
廠商: WINBOND ELECTRONICS CORP
英文描述: 64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
中文描述: 64K的爆流水線× 64高速CMOS靜態(tài)RAM
文件頁數(shù): 11/17頁
文件大小: 303K
代理商: W25S243A
Preliminary W25S243A
Publication Release Date: November 1998
- 11 -
Revision A1
Timing Waveforms, continued
Write Cycle Timing
1a
Single Write
Burst Write
Unselected
T
CYC
CLK
T
ADSS
T
ADSH
T
KH
T
KL
ADSP is blocked by CE1 inactive
T
ADCS
T
ADCH
ADSC initiated write
T
ADVS
T
ADVH
T
AS
T
AH
WR1
WR2
WR3
T
WS
T
WH
T
WS
T
WH
T
CES
T
CEH
CE1 masks ADSP
T
CES
T
CEH
T
CES
T
CEH
CE2 and CE3 only sampled with ADSP or ADSC
Unselected with CE2
High-Z
High-Z
ADSP
ADSC
ADV
A[15:0]
GW
BWE
BW[4:1]
CE1
CE2
CE3
OE
Data-Out
Data-In
2a
2b
2c
2d
3a
Write
GWE allows processor address (and BE=BW)
to be pipelined during a writeback
T
WS
T
WH
WR1
WR2
WR3
T
DS
T
DH
BW[4:1] are applied only to first cycle of WR2
ADV must be inactive for ADSP write
DON'T CARE
UNDEFINED
相關(guān)PDF資料
PDF描述
W25S243AD-12 RECTIFIER FAST-RECOVERY SINGLE 1.5A 100V 50A-ifsm 1.2V-vf 150ns 5uA-ir DO-41 1K/BULK
W25S243AF-12 DIODE SCHOTTKY QUAD SERIES (RAIL CLAMP) 25V 200mW 0.35V-vf 200mA-IFM 1mA-IF 2uA-IR SOT-363 3K/REEL
W25S243A-12 64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25Z040A 128K×36bit Pipeline ZWS(Zero-Wait-State) SRAM(128K×36位無等待時(shí)間的管線CMOS同步靜態(tài)RAM)
W26010AJ-15 64K 16 HIGH-SPEED CMOS STATIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W25S243A-12 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243AD-12 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243AF-12 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25X10 制造商:WINBOND 制造商全稱:Winbond 功能描述:The W25X10 (1M-bit), W25X20 (2M-bit), W25X40 (4M-bit) and W25X80 (8M-bit) Serial Flash memories provide a storage solution for systems with limited space, pins and power.
W25X10_07 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M-BIT, 2M-BIT, 4M-BIT AND 8M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL OUTPUT SPI