- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9898KCPRL-20 (ANALOG DEVICES INC) TVPS00RF-21-41S W/ PC CON PDF資料下載
參數資料
| 型號： | AD9898KCPRL-20 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | TVPS00RF-21-41S W/ PC CON |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC48 |
| 封裝： | MO-220-VKKD-2, LFCSP-48 |
| 文件頁數： | 34/52頁 |
| 文件大小： | 557K |
| 代理商： | AD9898KCPRL-20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
REV. 0
–34–
AD9898
Special Vertical Sweep Mode Operation
The AD9898 contains a special mode of vertical timing operation
called sweep mode. This mode is used to generate a continu-
ous number of repetitive vertical pulses that span multiple HD
lines. One example of when this mode may be needed is the
start of the CCD readout operation. At the end of the image
exposure, but before the image is transferred by the sensor gate
pulses, the vertical interline CCD registers should be cleared of
all charge. The charge can be shifted out quickly with a long
series of pulses on the V1–V4 outputs. This operation will span
multiple HD line lengths.
Normally the sequences are contained within one HD line length,
but with the sweep mode enabled, the HD boundaries will be
ignored until the region is finished. The special vertical sweep
mode operation is only output in CCD Region0 and CCD
Region3. (See Figures 33 and 34.) The SVREP_MODE register
located at control Address 0x0A is used to enable and configure
the special sweep mode operation as described in Table XVIII.
The maximum number of repeats in each region is 2048
while operating in this mode using the SVREP0 and SVREP3
Mode_Reg(4) registers.
Table XVIII. Description of SVREP_MODE Register
SVREP_MODE
Description of Sweep Mode Operation
0
0
1
1
0
1
0
1
Normal Vertical Timing Operation in All CCD Regions
Special Vertical Sweep Mode Timing Output in CCD Region0 Only
Special Vertical Sweep Mode Timing Output in CCD Region3 Only
Special Vertical Sweep Mode Timing Output in CCD Region0 and CCD Region3
HD
V1–V4
Figure 31. NonOverlapping Example for Normal Vertical Timing Operation with SVREP_MODE = 0 and VTPREPx = 4
HD
V1–V4
NOT OUTPUT BECAUSE THE 8TH
REPETITION OVERLAPS WITH HD
Figure 32. Overlapping Example for Normal Vertical Timing Operation with SVREP_MODE = 0 and VTPREPx = 8
HD
V1–V4
CCD REGION0
SCP0
SCP1 = 3
0
1
2
0
Figure 33. Sweep Mode Timing Example with SVREP_MODE = 1 and SVREP0 = 28
HD
V1–V4
CCD REGION3
SCP3
SCP4 = 3
0
1
2
0
Figure 34. Sweep Mode Timing Example with SVREP_MODE = 2 and SVREP3 = 28
相關PDF資料 |
PDF描述 |
|---|---|
| AD9901 | Ultrahigh Speed Phase/Frequency Discriminator |
| AD9901KP | Ultrahigh Speed Phase/Frequency Discriminator |
| AD9901KQ | TVS Diode; Diode Type:Bidirectional TVS; Stand-Off Voltage, VRWM:30V; Breakdown Voltage, Vbr:33.3V; Package/Case:DO-214AB; Leaded Process Compatible:Yes; No. of Lines Protected Max:1; Peak Pulse Power PPK @ 10x1000uS:1500W RoHS Compliant: Yes |
| AD9910 | 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer |
| AD9910_07 | 1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9899ARS-2 | 制造商:Analog Devices 功能描述: |
| AD9901 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrahigh Speed Phase/Frequency Discriminator |
| AD9901KP | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin PLCC 制造商:Rochester Electronics LLC 功能描述:IC VHF PHCOMP AD9901 IC - Bulk 制造商:Analog Devices 功能描述:IC DISCRIMINATOR |
| AD9901KP-REEL | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin PLCC T/R 制造商:Rochester Electronics LLC 功能描述:PHASE FREQ COMPARATOR IC - Tape and Reel |
| AD9901KPZ | 功能描述:IC PHS/FREQ DISCRIMINATOR 20PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應商設備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
發布緊急采購，3分鐘左右您將得到回復。