- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373963 > AD9480BSUZ-2501 (Analog Devices, Inc.) 8-Bit, 250 MSPS 3.3 V A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9480BSUZ-2501 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | ADC |
| 英文描述： | 8-Bit, 250 MSPS 3.3 V A/D Converter |
| 中文描述： | 8位，250MSPS的3V A/D轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 9/28頁(yè) |
| 文件大小： | 1146K |
| 代理商： | AD9480BSUZ-2501 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
AD9480
DEFINITIONS
Analog Bandwidth
The analog input frequency at which the spectral power of the
fundamental frequency (as determined by the FFT analysis) is
reduced by 3 dB.
Rev. 0 | Page 9 of 28
Aperture Delay
The delay between the 50% point of the rising edge of the
ENCODE command and the instant the analog input is
sampled.
Aperture Uncertainty (Jitter)
The sample-to-sample variation in aperture delay.
Clock Pulse Width/Duty Cycle
Pulse width high is the minimum amount of time that the clock
pulse should be left in a Logic 1 state to achieve rated
performance; pulse width low is the minimum time clock pulse
should be left in a low state. See timing implications of changing
t
EH
in the section Clocking the AD9480. At a given clock rate,
these specifications define an acceptable clock duty cycle.
Crosstalk
Coupling onto one channel being driven by a low level
(
40 dBFS) signal when the adjacent interfering channel
is driven by a full-scale signal.
Differential Analog Input Resistance,
Differential Analog Input Capacitance,
and Differential Analog Input Impedance
The real and complex impedances measured at each analog
input port. The resistance is measured statically and the
capacitance and differential input impedances are measured
with a network analyzer.
Differential Analog Input Voltage Range
The peak-to-peak differential voltage that must be applied to
the converter to generate a full-scale response. Peak differential
voltage is computed by observing the voltage on a single pin
and subtracting the voltage from the other pin, which is 180°
out of phase. Peak to peak differential is computed by rotating
the inputs phase 180° and taking the peak measurement again.
Then the difference is computed between both peak
measurements.
Differential Nonlinearity
The deviation of any code width from an ideal 1 LSB step.
Effective Number of Bits
The effective number of bits (ENOB) is calculated from the
measured SINAD based on the equation (assuming full-scale
input)
6.02
dB
76
.
=
MEASURED
SINAD
ENOB
Full-Scale Input Power
Expressed in dBm. Computed using the following equation:
=
001
.
log
10
2
INPUT
FULLSCALE
Z
FULLSCALE
rms
V
Power
Gain Error
Gain error is the difference between the measured and ideal
full-scale input voltage range of the ADC.
Harmonic Distortion, Second
The ratio of the rms signal amplitude to the rms value of the
second harmonic component, reported in dBc.
Harmonic Distortion, Third
The ratio of the rms signal amplitude to the rms value of the
third harmonic component, reported in dBc.
Integral Nonlinearity
The deviation of the transfer function from a reference line
measured in fractions of 1 LSB using a best straight line
determined by a least square curve fit.
Minimum Conversion Rate
The encode rate at which the SNR of the lowest analog signal
frequency drops by no more than 3 dB below the guaranteed
limit.
Maximum Conversion Rate
The encode rate at which parametric testing is performed.
Output Propagation Delay
The delay between a differential crossing of CLK+ and CLK
and the time when all output data bits are within valid logic
levels.
Noise (for any range within the ADC)
This value includes both thermal and quantization noise.
×
×
=
10
10
001
.
dBFS
dBc
dBm
noise
Signal
SNR
FS
Z
V
where:
Z
is the input impedance.
FS
is the full scale of the device for the frequency in question.
SNR
is the value for the particular input level.
Signal
is the signal level within the ADC reported in dB below
full scale.
Power Supply Rejection Ratio
The ratio of a change in input offset voltage to a change in
power supply voltage.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9483KS-100 | Triple 8-Bit, 140 MSPS A/D Converter |
| AD9483KS-140 | Triple 8-Bit, 140 MSPS A/D Converter |
| AD9483 | Triple 8-Bit, 140 MSPS A/D Converter |
| AD9500 | Digitally Programmable Delay Generator |
| AD9500BP | Digitally Programmable Delay Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9480-LVDS/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For AD9480 制造商:Analog Devices 功能描述:8 BIT 250 MSPS 3V ADC PB FREE EB - Bulk |
| AD9480-LVDS/PCBZ | 制造商:Analog Devices 功能描述:Evaluation Board For AD9480 制造商:Analog Devices 功能描述:EVAL BD FOR AD9480 - Bulk 制造商:Analog Devices 功能描述:EVAL CARD ((NS)) |
| AD9480-LVDSPCB2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
| AD9480-LVDS-PCB3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Bit, 250 MSPS 3.3 V A/D Converter |
| AD9480XSU-250 | 制造商:Analog Devices 功能描述:8-BIT, 250 MSPS, 3.3 V A/D CONVERTER - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。