- 您現在的位置：買賣IC網 > PDF目錄373921 > AD7869JR (ANALOG DEVICES INC) LC2MOS Complete, 14-Bit Analog I/O System PDF資料下載
參數資料
| 型號： | AD7869JR |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | LC2MOS Complete, 14-Bit Analog I/O System |
| 中文描述： | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO28 |
| 封裝： | PLASTIC, SOIC-28 |
| 文件頁數： | 8/16頁 |
| 文件大小： | 297K |
| 代理商： | AD7869JR |
AD7869
–8–
REV. A
T IMING AND CONT ROL
Communication with the AD7869 is managed by six dedicated
pins. T hese consist of separate serial clocks, word framing or
strobe pulses, and data signals for both receiving and transmit-
ting data. Conversion starts and DAC updating are controlled
by two digital inputs,
CONVST
and
LDAC
. T hese inputs can
be asserted independently of the microprocessor by an external
timer when precise sampling intervals are required. Alterna-
tively, the
LDAC
and
CONVST
can be driven from a decoded
address bus, allowing the microprocessor control over conver-
sion start and DAC updating as well as data communication to
the AD7869.
ADC T iming
Conversion control is provided by the
CONVST
input. A low to
high transition on
CONVST
input starts conversion and drives
the track/hold amplifier into its hold mode. Serial data then be-
comes available while conversion is in progress. T he corre-
sponding timing diagram is shown in Figure 7. T he word length
is 16 bits, two leading zeros followed by the 14-bit conversion
result starting with the MSB. T he data is synchronized to the
serial clock output (RCLK ) and is framed by the serial strobe
(
RFS
). Data is clocked out on a low to high transition of the se-
rial clock and is valid on the falling edge of this clock while the
RFS
output is low.
RFS
goes low at the start of conversion, and
the first serial data bit (which is the first leading zero) is valid on
the first falling edge of RCLK . All the ADC serial lines are
open-drain outputs and require external pull-up resistors.
t
1
t
13
t
3
t
2
t
4
t
6
t
5
CONVST
RFS
1
RCLK
2,3
DR
1
DB13 DB12
DB11
DB1
DB0
CONVERSION TIME
Figure 7. ADC Control Timing Diagram
T he serial clock out is derived from the ADC master clock
source, which may be internal or external. Normally, RCLK is
required during the serial transmission only. In these cases, it
can be shut down (i.e., placed into three-state) at the end of
conversion to allow multiple ADCs to share a common serial
bus. However, some serial systems (e.g., T MS32020) require a
serial clock that runs continuously. Both options are available
on the AD7869 ADC. With the CONT ROL input at 0 V,
RCL K is noncontinuous; when it is at –5 V, RCL K is
continuous.
DAC T IMING
T he AD7869 DAC contains two latches, an input latch and a
DAC latch. Data must be loaded to the input latch under the
control of the T CLK ,
TFS
and DT serial logic inputs. Data is
then transferred from the input latch to the DAC latch under
the control of the
LDAC
signal. Only the data in the DAC latch
determines the analog output of the AD7869.
Data is loaded to the input latch under control of T CLK ,
TFS
and DT . T he AD7869 DAC expects a 16-bit stream of serial
data on its DT input. Data must be valid on the falling edge of
T CLK . T he
TFS
input provides the frame synchronization sig-
nal, which tells the AD7869 DAC that valid serial data will be
available for the next 16 falling edges of T CLK . Figure 8 shows
the timing diagram for the serial data format.
DB13 DB12 DB11 DB10
DB1
DB0
t
7
t
8
t
9
t
10
t
11
TFS
TCLK
DT
DON'T
DON'T
Figure 8. DAC Control Timing Diagram
Although 16 bits of data are clocked into the input latch, only
14 bits are transferred into the DAC latch. T herefore, two bits
in the stream are don’t cares since their value does not affect the
DAC latch data. T he bit positions are two don’t cares, followed
by the 14-bit DAC data starting with the MSB.
T he
LDAC
signal controls the transfer of data to the DAC
latch. Normally, data is loaded to the DAC latch on the falling
edge of
LDAC
. However, if
LDAC
is held low, then serial data
is loaded to the DAC latch on the sixteenth falling edge of
T CLK . If
LDAC
goes low during the loading of serial data to
the input latch, no DAC latch update takes place on the falling
edge of
LDAC
. If
LDAC
stays low until the serial transfer is
completed, the update takes place on the sixteenth falling edge
of T CLK . If
LDAC
returns high before the serial data transfer
is completed, no DAC latch update takes place.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7870A | Complete, 12-Bit, 100 kHz , Sampling ADC(完備的,頻率為100kHz,12位A/D轉換器) |
| AD7870CQ | LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs |
| AD7870JN | 12-Bit, 53 MSPS ADC SE/Diff imputs w/range of 2 to 3Vpp, Int/Ext Ref., Out of Range Indicator 28-SSOP -40 to 85 |
| AD7870JP | LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs |
| AD7870KN | LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7869JRZ | 功能描述:IC I/O PORT 14BIT ANLG 28SOIC RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產品:NXP - I2C Interface 標準包裝:1 系列:- 應用:2 通道 I²C 多路復用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD7870 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs |
| AD7870A | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC |
| AD7870AJN | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 12-bit Parallel/Serial 24-Pin PDIP 制造商:Rochester Electronics LLC 功能描述:12-BIT SAMPLING ADC IC - Bulk |
| AD7870AJNZ | 功能描述:IC ADC 12BIT SAMPLING 3V 24-DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率（每秒）:83k 數據接口:串行，并聯 轉換器數目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端，雙極 |
發布緊急采購，3分鐘左右您將得到回復。