- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373917 > AD7790 (Analog Devices, Inc.) Low Power, 16-Bit Buffered Sigma-Delta ADC PDF資料下載
參數(shù)資料
| 型號： | AD7790 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | ADC |
| 英文描述： | Low Power, 16-Bit Buffered Sigma-Delta ADC |
| 中文描述： | 低功耗，16位緩沖Σ-Δ模數(shù)轉換器 |
| 文件頁數(shù)： | 5/20頁 |
| 文件大小： | 299K |
| 代理商： | AD7790 |
AD7790
TIMING CHARACTERISTICS
1, 2
Table 2. (V
DD
= 2.5 V to 5.25 V; GND = 0 V, REFIN(+) = 2.5 V, REFIN(–) = GND, CDIV1 = CDIV0 = 0, Input Logic 0 = 0 V,
Input Logic 1 = V
DD
, unless otherwise noted.)
Limit at T
MIN
, T
MAX
(B Version)
Unit
t
3
100
ns min
t
4
100
ns min
Read Operation
t
1
0
ns min
60
ns max
80
ns max
t
23
0
ns min
60
ns max
80
ns max
t
55, 6
10
ns min
80
ns max
t
6
100
ns max
t
7
10
ns min
Write Operation
t
8
0
ns min
t
9
30
ns min
t
10
25
ns min
t
11
0
ns min
Rev. 0 | Page 5 of 20
Parameter
Conditions/Comments
SCLK High Pulsewidth
SCLK Low Pulsewidth
CS Falling Edge to DOUT/RDY Active Time
V
DD
= 4.75 V to 5.25 V
V
DD
= 2.5 V to 3.6 V
SCLK Active Edge to Data Valid Delay
4
V
DD
= 4.75 V to 5.25 V
V
DD
= 2.5 V to 3.6 V
Bus Relinquish Time after CS Inactive Edge
SCLK Inactive Edge to CS Inactive Edge
SCLK Inactive Edge to DOUT/RDY High
CS Falling Edge to SCLK Active Edge Setup Time
4
Data Valid to SCLK Edge Setup Time
Data Valid to SCLK Edge Hold Time
CS Rising Edge to SCLK Edge Hold Time
1
Sample tested during initial release to ensure compliance. All input signals are specified with t
R
= t
F
= 5 ns (10% to 90% of V
DD
) and timed from a voltage level of 1.6 V.
2
See Figure 3 and Figure 4.
3
These numbers are measured with the load circuit of Figure 2 and defined as the time required for the output to cross the V
OL
or V
OH
limits.
4
SCLK active edge is falling edge of SCLK.
5
These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the part and, as such, are independent of external bus loading capacitances.
6
RDY returns high after a read of the ADC. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY is high,
although care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read
only once.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7790B | Low Power, 16-Bit Buffered Sigma-Delta ADC |
| AD7790BRM | Low Power, 16-Bit Buffered Sigma-Delta ADC |
| AD7790BRM-REEL | Low Power, 16-Bit Buffered Sigma-Delta ADC |
| AD7801BR | +2.7 V to +5.5 V, Parallel Input, Voltage Output 8-Bit DAC |
| AD7801BRU | +2.7 V to +5.5 V, Parallel Input, Voltage Output 8-Bit DAC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD779-05A6 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| AD7790B | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Power, 16-Bit Buffered Sigma-Delta ADC |
| AD7790BRM | 功能描述:IC ADC 16BIT BUFFERED LP 10MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7790BRM-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 120sps 16-bit Serial 10-Pin MSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 0.12KSPS 16BIT SERL 10MSOP - Tape and Reel |
| AD7790BRMZ | 功能描述:IC ADC 16BIT SIGMA-DELTA 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。